| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
MPC8560CPXAPDB bảng dữ liệu(PDF) 24 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8560CPXAPDB bảng dữ liệu(HTML) 24 Page - Freescale Semiconductor, Inc |
|
24 / 108 page ![]() MPC8560 Integrated Processor Hardware Specifications, Rev. 3.1 24 Freescale Semiconductor DDR SDRAM 6.2.2.2 Load Effects on Address/Command Bus Table 17 provides approximate delay information that can be expected for the address and command signals of the DDR controller for various loadings. These numbers are the result of simulations for one topology. The delay numbers will strongly depend on the topology used. These delay numbers show the total delay for the address and command to arrive at the DRAM devices. The actual delay could be different than the delays seen in simulation, depending on the system topology. If a heavily loaded system is used, the DLL loop may need to be adjusted to meet setup requirements at the DRAM. Table 17. Expected Delays for Address/Command Load Delay Unit 4 devices (12 pF) 3.0 ns 9 devices (27 pF) 3.6 ns 36 devices (108 pF) + 40 pF compensation capacitor 5.0 ns 36 devices (108 pF) + 80 pF compensation capacitor 5.2 ns |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |