CS3318 datasheet(23/44 Pages) CIRRUS

23 / 44 page

DS693F1

CS3318

5.8

System Serial Control Configuration

The CS3318 includes a comprehensive serial control port which supports both SPI and I²C modes of com-

munication (See the “I²C/SPI Serial Control Formats” section on page 27). The control port uses the shared

serial control bus to define each device’s slave address. This allows independent control of up to 128 de-

vices on the shared serial control bus without requiring hardware device address configuration pins or any

more than one CS signal (for SPI mode).

Each device will respond to three different chip addresses; Individual, Group 1, and Group 2. The device’s

Individual chip address provides read and write access to the CS3318’s internal registers. The device’s

Group 1 and Group 2 addresses provide write-only access to the CS3318’s internal registers. If a read op-

eration is requested using either the Group 1 or Group 2 address, the devices will not respond to the re-

quest. Upon the release of RESET, each of these device addresses initializes to the default address. In this

state, the device will respond to both register reads and writes when addressed with this default address.

Each of the device’s addresses may be changed via a standard serial register write to an internal register

of the CS3318. Using this method, each device may be assigned a unique Individual address, and groups

of devices may be assigned shared Group 1 and Group 2 addresses for simultaneous control. Use of the

master volume and mute controls in combination with the available group addresses provides for easy mas-

ter and sub-master control within a multiple CS3318 system.

5.8.1

Serial Control within a Single-CS3318 System

In a single CS3318 system, no special attention must be given to the serial control port operation of the

CS3318. The standard serial control signals (SDA and SCL for I²C Mode, or MOSI, CCLK, and CS for SPI

Mode) should be connected to the system controller, and the ENOut signal is not used (see

Figures 7 and 8). Upon the release of RESET, the CS3318 must be addressed with its default chip ad-

dress.

Although it is not necessary, the default Individual, Group 1, and Group 2 chip addresses may be changed

by writing their respective control port registers. Once the contents of these registers has been modified,

the device must be addressed with the registers’ new contents. When the device is reset, its device ad-

dresses will return to their default value.

Referenced Control

Individual Address ............... “Individual Chip Address 1Bh” on page 41

Group 1 Address ................. “Group 1 Chip Address 1Ah” on page 40

Group 2 Address ................. “Group 2 Chip Address 19h” on page 40

μC

CCLK

MOSI

CCLK

MOSI

Reset

ENout

RST

Figure 8. Standard SPI Connections

μC

SDA

SCL

SDA

Reset

ENout

RST

Figure 7. Standard I²C Connections

CS3318 bảng dữ liệu(PDF) 23 Page - Cirrus Logic

CS3318 bảng dữ liệu(HTML) 23 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

bảng dữ liệu tải về

Link URL