CS42L52 datasheet(34/82 Pages) CIRRUS

34 / 82 page

DS680A1

CS42L52

4.5.2.1

Maintaining a Desired Output Level

Using SPKxVOL, the speaker output level must first be attenuated by the decibel equivalent of the expect-

ed VP supply range (MAX relative to MIN). The CS42L52 then gradually reduces the attenuation as the

VP supply drops from it’s maximum level, maintaining a nearly constant power output.

Compensation Example 1 (VP Battery supply ranges from 4.5 V to 3.0 V)

1. Set speaker attenuation (SPKxVOL) to -3.5 dB. The VP supply changes ~3.5 dB.

2. Set the reference VP supply (VPREF) to 4.5 V.

3. Enable battery compensation (BATTCMP).

The CS42L52 automatically adjusts the output level as the battery discharges.

Compensation Example 2 (VP Battery supply ranges from 5.0 V to 1.6 V)

1. Set speaker attenuation (SPKxVOL) to -10 dB. The VP supply changes ~9.9 dB.

2. Set the reference VP supply (VPREF) to 5.0 V.

3. Enable battery compensation (BATTCMP).

The CS42L52 automatically adjusts the output level as the battery discharges. Refer to Figure 15 on page

34. In this example, the VP supply changes over a wide range, illustrating the accuracy of the CS42L52’s

battery compensation.

4.6

Serial Port Clocking

The CODEC serial audio interface port operates either as a slave or master, determined by the M/S bit. It

accepts externally generated clocks in Slave Mode and will generate synchronous clocks derived from an

input master clock (MCLK) in Master Mode. Refer to the tables below for the required setting in register 05h

and 06h associated with a given MCLK and sample rate.

Referenced Control

VPREF ................................

SPKxVOL ............................

“VP Reference” on page 72

“Speaker Volume Control” on page 64

Referenced Control

M/S

“Master/Slave Mode” on page 46

“Clocking Control (Address 05h)” on page 44

“Interface Control 1 (Address 06h)” on page 46

-24

-22

-20

-18

-16

-14

-12

-10

-8

-6

1.6

1.9

2.2

2.5

2.8

3.1

3.4

3.7

4.3

4.6

4.9

Uncompensated

PWM Output

Level

Battery Compensated

PWM Output Level

VP Supply (V)

Figure 15. Battery Compensation

CS42L52 bảng dữ liệu(PDF) 34 Page - Cirrus Logic

CS42L52 bảng dữ liệu(HTML) 34 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

bảng dữ liệu tải về

Link URL