công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

CDB5366 bảng dữ liệu(PDF) 10 Page - Cirrus Logic

tên linh kiện CDB5366
Giải thích chi tiết về linh kiện  Evaluation Board for CS5366
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  CIRRUS [Cirrus Logic]
Trang chủ  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CDB5366 bảng dữ liệu(HTML) 10 Page - Cirrus Logic

Back Button CDB5366 Datasheet HTML 6Page - Cirrus Logic CDB5366 Datasheet HTML 7Page - Cirrus Logic CDB5366 Datasheet HTML 8Page - Cirrus Logic CDB5366 Datasheet HTML 9Page - Cirrus Logic CDB5366 Datasheet HTML 10Page - Cirrus Logic CDB5366 Datasheet HTML 11Page - Cirrus Logic CDB5366 Datasheet HTML 12Page - Cirrus Logic CDB5366 Datasheet HTML 13Page - Cirrus Logic CDB5366 Datasheet HTML 14Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 24 page
background image
10
DS626DB1
CDB5366
4.2
Switches
The CDB5366 Evaluation Board switches are used for setting speed modes and format protocols and for
resetting devices to their default state. The switch functions are described in Table 2.
.
Table 2. CDB5366 Switches
4.3
User Configuration Jumpers
The CDB5366 Evaluation Board jumpers are used for signal routing as shown in Table 3
.
Table 3. User Jumpers
4.4
Reserved Factory Programming Jumpers
The CDB5366 Evaluation Board has two reserved headers, J15 and J8, that are used to factory program
the Cygnal® 8051 microprocessor and the Xilinx® FPGA so that the FlexGUI interface operates correctly.
Caution! Do not apply power or shorts to these two jumpers as device damage could occur.
.
Table 4. CDB5366 Reserved Jumpers
DESIGNATOR
NAME
FUNCTION (see CS5366 Datasheet for details)
S1-1
M0
speed mode; Master/Slave function
S1-2
M1
speed mode; Master/Slave function
S1-3
DIF0
Data Format
S1-4
DIF1
Data Format
S1-5
TDM0
Select Channel pairs for S/PDIF output
S1-6
TDM1
Select Channel pairs for S/PDIF output
S4-1
MDIV
Master Clock Divider
S4-2
CLKMODE
Master Clock Divider
S3
BOARD RESET
Resets CS5366, CS8406 and FPGA
S2
PGM
Forces FPGA to be loaded with new code (not needed by
user)
DESIGNATOR
NAME
FUNCTION
J7
CONTROL
Select I²C control Source
J91
-
Short to ground when not using Crystal
J85
-
Short to ground when not using Crystal
J11
OSC/XTL
Canned Oscillator/Crystal Selection
J9
+5 V/VA EXT
VA source selector
J4
DSP HEADER
DESIGNATOR
NAME
FUNCTION
J15
MICRO_PROG
Reserved interface for pre-programming the Evaluation Board
J8
JTAG
Reserved interface for pre-programming the Evaluation Board



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com