FXPS7115D4S datasheet(31/72 Pages) NXP

31 / 72 page

NXP Semiconductors

FXPS7115D4S

Digital absolute pressure sensor, 40 kPa to 115 kPa

7.7 Register information

7.7.1 COUNT - rolling counter register (address 00h)

The count register is a read-only register that provides the current value of a free-running 8-bit counter derived

from the primary oscillator. A 10-bit prescaler divides the primary oscillator frequency by 1000. Therefore, the

value in the register increases by one count every 100 μs and the counter rolls over every 25.6 ms.

Bit

Symbol

COUNT[7:0]

Reset

Access

Table 36. COUNT - rolling counter register (address 00h) bit allocation

7.7.2 Device status registers

The device status registers are read-only registers that contain device status information. These registers are

readable in SPI or I2C mode.

7.7.2.1 DEVSTAT - device status register (address 01h)

Bit

Symbol

DSP_ERR

reserved

COMM_

ERR

MEMTEMP_

ERR

SUPPLY_

ERR

TES

TMODE

DEVRES

DEVINIT

Reset

reserved

Access

Table 37. DEVSTAT - device status register (address 01h) bit allocation

Bit

Symbol

Description

DSP_ERR

The DSP error flag is set if a DSP-specific error is present in the pressure signal DSP:

DSP_ERR = DSP_STAT[ST_INCMPLT] | DSP_STAT[CM_ERROR] | DSP_STAT[ST_

ERROR]

COMM_ERR

The communication error flag is set if any bit in DEVSTAT3 is set:

COMM_ERR = MISO_ERR

MEMTEMP_ERR

The memory error flag is set if any bit in DEVSTAT2 is set:

MEMTEMP_ERR = F_OTP_ERR | U_OTP_ERR | U_RW_ERR | U_W_ACTIVE |

TEMP0_ERR

3[1]

SUPPLY_ERR

The supply error flag is set if any bit in DEVSTAT1 is set:

SUPPLY_ERR = VCCUV_ERR | INTREG_ERR | INTREGA_ERR | INTREGF_ERR |

CONT_ERR

TESTMODE

The test mode bit is set if the device is in test mode. The TESTMODE bit can be cleared by

a test mode operation or by a power cycle.

0 — Test mode is not active

1 — Test mode is active

Table 38. DEVSTAT - device status register (address 01h) bit description

FXPS7115D4S

All information provided in this document is subject to legal disclaimers.

Objective data sheet

Rev. 1.2 — 28 June 2023

31 / 72

FXPS7115D4S bảng dữ liệu(PDF) 31 Page - NXP Semiconductors

FXPS7115D4S bảng dữ liệu(HTML) 31 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

bảng dữ liệu tải về

Link URL