AD9923ABBCZ datasheet(25/88 Pages) AD

25 / 88 page

AD9923A

Rev. 0 | Page 25 of 88

VERTICAL TIMING GENERATION

The AD9923A provides a very flexible solution for generating

vertical CCD timing; it can support multiple CCDs and different

system architectures. The 13-phase vertical transfer clocks, XV1 to

XV13, are used to shift lines of pixels into the horizontal output

individually programmed into various readout configurations,

using a four-step process as shown in Figure 35.

Use the vertical pattern group registers to create the individual

pulse patterns for XV1 to XV13.

Use the V-pattern groups to build the sequences and add more

information.

Construct the readout for an entire field by dividing the field

into regions and assigning a sequence to each region. Each

field can contain up to nine regions to accommodate different

steps, such as high speed line shifts and unique vertical line

transfers, of the readout. The total number of V-patterns,

V-sequences, and fields are programmable and limited by the

number of registers. High speed line shifts and unique vertical

transfers are examples of the different steps required for

readout.

Use the MODE register to combine fields in any order for

various readout configurations.

CREATE THE VERTICAL PATTERN GROUPS,

UP TO FOUR TOGGLE POSITIONS FOR EACH OUTPUT.

XV1

XV2

XV11

XV12

XV1

XV2

XV3

XV11

XV12

VPAT 0

VPAT 1

USE THE MODE REGISTER TO CONTROL WHICH FIELDS

ARE USED, AND IN WHAT ORDER (MAXIMUM OF SEVEN

FIELDS MAY BE COMBINED IN ANY ORDER).

FIELD 3

FIELD 4

FIELD 0

FIELD 1

FIELD 2

FIELD 5

FIELD 1

FIELD 4

FIELD 2

BUILD THE V-SEQUENCES BY ADDING START POLARITY,

LINE START POSITION, NUMBER OF REPEATS, ALTERNATION,

GROUP A/B INFORMATION, AND HBLK/CLPOB PULSES.

V-SEQUENCE 0

(VPAT0, 1 REP)

V-SEQUENCE 1

(VPAT1, 2 REP)

V-SEQUENCE 2

(VPAT1, N REP)

XV1

XV2

XV11

XV12

XV3

XV1

XV2

XV11

XV12

XV3

XV1

XV2

XV11

XV12

XV3

FIELD 0

FIELD 1

FIELD 2

REGION 0: USE V-SEQUENCE 2

REGION 1: USE V-SEQUENCE 0

REGION 3: USE V-SEQUENCE 0

REGION 4: USE V-SEQUENCE 2

REGION 2: USE V-SEQUENCE 3

3 BUILD EACH FIELD BY DIVIDING IT INTO DIFFERENT

REGIONS AND ASSIGNING A V-SEQUENCE TO EACH

(MAXIMUM OF NINE REGIONS IN EACH FIELD).

Figure 35. Summary of Vertical Timing Generation

AD9923ABBCZ bảng dữ liệu(PDF) 25 Page - Analog Devices

AD9923ABBCZ bảng dữ liệu(HTML) 25 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

bảng dữ liệu tải về

Link URL