Nexperia

74LVC1G58

Low-power configurable multiple function gate

11.1. Waveforms and test circuit

Y output

A, B, C input

Y output

GND

VI

VOH

VOH

VOL

VOL

VM

VM

VM

VM

VM

VM

tPLH

tPLH

tPHL

tPHL

001aab593

Measurement points are given in Table 10.

VOL and VOH are typical output voltage levels that occur with the output load.

Fig. 12. Input A, B, C to output Y propagation delay times

Table 10. Measurement points

Supply voltage

Input

Output

VCC

VM

VM

1.65 V to 1.95 V

0.5 × VCC

0.5 × VCC

2.3 V to 2.7 V

0.5 × VCC

0.5 × VCC

2.7 V

1.5 V

1.5 V

3.0 V to 3.6 V

1.5 V

1.5 V

4.5 V to 5.5 V

0.5 × VCC

0.5 × VCC

VEXT

VCC

VI

VO

mna616

DUT

CL

RT

RL

RL

G

Test data is given in Table 11.

Definitions for test circuit:

RL = Load resistance;

CL = Load capacitance including jig and probe capacitance;

RT = Termination resistance should be equal to output impedance Zo of the pulse generator;

VEXT = External voltage for measuring switching times.

Fig. 13. Test circuit for measuring switching times

74LVC1G58

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2022. All rights reserved

Product data sheet

Rev. 11 — 1 February 2022

8 / 18