| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
ADSP-1981BL bảng dữ liệu(PDF) 21 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADSP-1981BL bảng dữ liệu(HTML) 21 Page - Analog Devices |
|
21 / 32 page ![]() AD1981BL Rev. A | Page 21 of 32 POWER-DOWN CONTROL/STATUS REGISTER Index 0x26 Reg No. Name D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Default 0x26 Power-Down Ctrl/Stat EAPD PR6 PR5 PR4 PR3 PR2 PR1 PR0 X X X X REF ANL DAC ADC 0x000X The ready bits are read-only; writing to REF, ANL, DAC, ADC has no effect. These bits indicate the status for the AD1981BL subsections. If the bit is a 1, that subsection is ready. Ready is defined as the subsection able to perform in its nominal state. All registers are not shown, and bits containing an X are assumed to be reserved. Table 28. Bit Mnemonic Function ADC ADC Sections Ready to Transmit Data. DAC DAC Sections Ready to Accept Data. ANL Analog Amplifiers, Attenuators, and Mixers Ready. REF Voltage References, VREF and VREFOUT, Up to Nominal Level. PR [6:0] Codec Power- Down Modes The first three bits are to be used individually rather than in combination with each other. PR3 can be used in combination with PR2 or by itself. The mixer and reference cannot be powered down via PR3 unless the ADCs and DACs are also powered down. Nothing else can be powered up until the reference is powered up. PR5 has no effect unless all ADCs, DACs, and the ac-link are powered down. The reference and the mixer can be either powered up or powered down, but all power-up sequences must be allowed to run to completion before PR5 and PR4 are both set. In multiple codec systems, the master codec’s PR5 and PR4 bits control the slave codec. PR5 is also effective in the slave codec, if the master’s PR5 bit is clear, but the PR4 bit has no effect except to enable or disable PR5. EAPD External Audio Power-Down Control Controls the state of the EAPD pin. EAPD = 0 sets the EAPD pin low, enabling an external power amplifier (reset default). EAPD = 1 sets the EAPD pin high, shutting the external power amplifier off. Table 29. Power-Down State Set Bits PR [6:0] ADCs and Input MUX Power-Down PR0 [000 0001] DACs Power-Down PR1 [000 0010] Analog Mixer Power-Down (VREF and VREFOUT On) PR1, PR2 [000 0101] Analog Mixer Power-Down (VREF and VREFOUT Off) PR0, PR1, PR3 [000 1011] AC-Link Interface Power-Down PR4 [001 0000] Internal Clocks Disabled PR0, PR1, PR4, PR5 [011 0011] ADC and DAC Power-Down PR0, PR1 [000 0011] VREF Standby Mode PR0, PR1, PR2, PR4, PR5 [011 0111] Total Power-Down PR0, PR1, PR2, PR3, PR4, PR5, PR6 [111 1111] Headphone Amp Power-In Standby PR6 [100 0000] |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |