công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

ADN2865 bảng dữ liệu(PDF) 13 Page - Analog Devices

tên linh kiện ADN2865
Giải thích chi tiết về linh kiện  Continuous Rate 12.3Mb/s to 2.7Gb/s Clock and Data Recovery IC w/Loop Timed SERDES
PDF  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  AD [Analog Devices]
Trang chủ  http://www.analog.com
Logo AD - Analog Devices

ADN2865 bảng dữ liệu(HTML) 13 Page - Analog Devices

Back Button ADN2865 Datasheet HTML 9Page - Analog Devices ADN2865 Datasheet HTML 10Page - Analog Devices ADN2865 Datasheet HTML 11Page - Analog Devices ADN2865 Datasheet HTML 12Page - Analog Devices ADN2865 Datasheet HTML 13Page - Analog Devices ADN2865 Datasheet HTML 14Page - Analog Devices ADN2865 Datasheet HTML 15Page - Analog Devices ADN2865 Datasheet HTML 16Page - Analog Devices ADN2865 Datasheet HTML 17Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 33 page
background image
Preliminary Technical Data
ADN2865
Rev. PrA | Page 13 of 33
Table 6. Internal Register Map1
Reg Name
R/W
ADDRES
S
D7
D6
D5
D4
D3
D2
D1
D0
FREQ0
R
0x0
MSB
LSB
FREQ1
R
0x1
MSB
LSB
FREQ2
R
0x2
0
MSB
LSB
RATE
R
0x3
COARSE_RD[8]
Coarse Data Readback
COARSE_RD[1]
MISC
R
0x4
X
X
Los Status
Static LOL
LOL Status
Datarate
meas
complete
X
COARSE_RD[
0] LSB
CTRLA
W
0x8
Fref Range
Data Rate/DIV FREF Ratio
Measure
Data Rate
Lock to
Reference
CTRLA_R
D
R
0x5
Readback CTRLA
CTRLB
W
0x9
Config LOL
Reset
MISC[4]
System
Reset
0
Reset
MISC[2]
0
0
0
CTRLB_R
D
R
0x6
Readback CTRLB
CTRLC
W
0x11
0
0
Set Signal
Degrade
Threshold
Enable
Signal
Degrade
LOS forces
acquisition
Config LOS
Squelch
Mode
Boost Output
CTRLD
W
0x22
CDR Bypass
Power
Down
LVDS
Drivers
Power
Down CML
Drivers
Squelch
Output
Buffers
Initiate PBS
Sequence
PRBS Mode[2:0]
CTRLE
W
0x27
RXCLK Alignment
Align
TX Mode
Reverse RX
Bus
Reverse TX
Bus
0
FDDI_MO
DE
W
0x0D
FDDI Mode
Enable
Subharmonic Ratio
0
0
SEL_MOD
E
W
0x34
0
0
Acq Mode
Cont Rate /
Single Rate
Datarate
Range
CLK
Holdover
Mode 2A
CLK
Holdover
Mode 2B
0
HI_CODE
W
0x35
HI_CODE[8]
HI_CODE[1]
LO_CODE
W
0x36
LO_CODE[8]
LO_CODE[1]
CODE_LSB
W
0x39
0
0
0
0
0
0
HI_CODE[0]
LO_CODE[0]
1 All writeable registers default to 0x00.
Table 7. Miscellaneous Register, MISC
LOS Status
Static LOL
LOL Status
Datarate Measurement
Complete
Coarse Rate
Readback LSB
D7
D6
D5
D4
D3
D2
D1
D0
x
x
0 = No loss of signal
0 = Waiting for next LOL
0 = Locked
0 = Measuring datarate
x
COARSE_RD[0]
1 = Loss of signal
1 = Static LOL until reset
1 = Acquiring
1 = Measurement complete



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com