công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

ICS8714004I bảng dữ liệu(PDF) 21 Page - Renesas Technology Corp

tên linh kiện ICS8714004I
Giải thích chi tiết về linh kiện  FemtoClock® Zero Delay Buffer/ Clock Generator for PCI Express™ and Ethernet
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  RENESAS [Renesas Technology Corp]
Trang chủ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

ICS8714004I bảng dữ liệu(HTML) 21 Page - Renesas Technology Corp

Back Button ICS8714004I Datasheet HTML 17Page - Renesas Technology Corp ICS8714004I Datasheet HTML 18Page - Renesas Technology Corp ICS8714004I Datasheet HTML 19Page - Renesas Technology Corp ICS8714004I Datasheet HTML 20Page - Renesas Technology Corp ICS8714004I Datasheet HTML 21Page - Renesas Technology Corp ICS8714004I Datasheet HTML 22Page - Renesas Technology Corp ICS8714004I Datasheet HTML 23Page - Renesas Technology Corp ICS8714004I Datasheet HTML 24Page - Renesas Technology Corp ICS8714004I Datasheet HTML 25Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 32 page
background image
ICS8714004DKI REVISION A MARCH 24, 2014
21
©2014 Integrated Device Technology, Inc.
ICS8714004I Data Sheet
FemtoCLock® Zero Delay Buffer/Clock Generator for PCI Express™ and Ethernet
Recommendations for Unused Input and Output Pins
Inputs:
LVCMOS Control Pins:
All control pins have internal pull-ups or pull-downs; additional
resistance is not required but can be added for additional protection.
A 1k
 resistor can be used.
CLK/nCLK Inputs
For applications not requiring the use of the differential input, both
CLK and nCLK can be left floating. Though not required, but for
additional protection, a 1k
 resistor can be tied from CLK to ground.
MLVDS, nMLVDS Inputs
For applications not requiring the use of the differential input, both
MLVDS and nMLVDS can be left floating. Though not required, but for
additional protection, a 1k
 resistor can be tied from MLVDS to
ground.
Outputs:
Differential Outputs
All unused differential outputs can be left floating. We recommend
that there is no trace attached. Both sides of the differential output
pair should either be left floating or terminated.
M-LVDS Outputs
All unused M-LVDS output pairs can be either left floating or
terminated with 100
 across. If they are left floating, there should be
no trace attached.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com