MPC5553AVF80R2 datasheet(47/60 Pages) FREESCALE

47 / 60 page

Electrical Characteristics

MPC5553 Microcontroller Data Sheet, Rev. 0

Preliminary—Subject to Change Without Notice

Freescale Semiconductor

3.14.3

MII Async Inputs Signal Timing (CRS and COL)

Table 30 lists MII asynchronous inputs signal timing.

Figure 30 shows MII asynchronous input timings listed in Table 30.

Figure 30. MII Async Inputs Timing Diagram

3.14.4

MII Serial Management Channel Timing (MDIO and MDC)

Table 31 lists MII serial management channel timings. The FEC functions correctly with a maximum

MDC frequency of 2.5 MHz.

Figure 31 shows MII serial management channel timings listed in Table 31.

Table 30. MII Async Inputs Signal Timing

Num

Characteristic

Min

Max

Unit

CRS, COL minimum pulse width

1.5

—

TX_CLK period

Table 31. MII Serial Management Channel Timing

Num

Characteristic

Min

Max

Unit

MDC falling edge to MDIO output invalid (minimum propagation delay)

—

MDC falling edge to MDIO output valid (max prop delay)

—

MDIO (input) to MDC rising edge setup

—

MDIO (input) to MDC rising edge hold

—

MDC pulse width high

40%

60%

MDC period

MDC pulse width low

40%

60%

MDC period

CRS, COL

MPC5553AVF80R2 bảng dữ liệu(PDF) 47 Page - Freescale Semiconductor, Inc

MPC5553AVF80R2 bảng dữ liệu(HTML) 47 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

bảng dữ liệu tải về

Link URL