LP62S1024BV-55LLIF datasheet(2/17 Pages) AMICC

2 / 17 page

LP62S1024B-I Series

128K X 8 BIT LOW VOLTAGE CMOS SRAM

(August, 2004, Version 1.2)

AMIC Technology, Corp.

Features

General Description

Power supply range: 2.7V to 3.6V

Access times: 55/70 ns (max.)

Current:

Very low power version: Operating: 30mA(max.)

Standby: 5uA (max.)

Full static operation, no clock or refreshing required

All inputs and outputs are directly TTL-compatible

Common I/O using three-state output

Output enable and two chip enable inputs for easy

application

Data retention voltage: 2V (min.)

Available in 32-pin SOP, TSOP, TSSOP (8 X 13.4mm)

forward type and 36-pin CSP packages

The LP62S1024B-I is a low operating current 1,048,576-bit

static random access memory organized as 131,072 words

by 8 bits and operates on a low power voltage: 2.7V to 3.6V.

It is built using AMIC's high performance CMOS process.

Inputs and three-state outputs are TTL compatible and allow

for direct interfacing with common system bus structures.

Two chip enable inputs are provided for POWER-DOWN

and device enable and an output enable input is included for

easy interfacing.

Data retention is guaranteed at a power supply voltage as

low as 2V.

Product Family

Power Dissipation

Product Family

Operating

Temperature

VCC

Range

Speed

Data Retention

(ICCDR, Typ.)

Standby

(ISB1, Typ.)

Operating

(ICC2, Typ.)

Package

Type

LP62S1024B

-40

°C ~ +85°C

2.7V~3.6V

55ns / 70ns

0.05

µA

0.08

µA

1.5mA

32L SOP

32L TSOP

32L TSSOP

36B

µBGA

1. Typical values are measured at VCC = 3.0V, TA = 25

°C and not 100% tested.

2. Data retention current VCC = 2.0V.

LP62S1024BV-55LLIF bảng dữ liệu(PDF) 2 Page - AMIC Technology

LP62S1024BV-55LLIF bảng dữ liệu(HTML) 2 Page - AMIC Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17

bảng dữ liệu tải về

Link URL