ICS9DB823B datasheet(21/23 Pages) RENESAS

21 / 23 page

ICS9DB823B

EIGHT OUTPUT DIFFERENTIAL BUFFER FOR PCIE GEN1, GEN2 AND QPI

IDT®

EIGHT OUTPUT DIFFERENTIAL BUFFER FOR PCIE GEN1, GEN2 AND QPI

ICS9DB823B

REV F 091812

Revision History

Rev.

Issue Date Description

Page #

10/1/2008

1. Updated Electrical Characteristics to add propagation delay and

phase noise information.

2. Added SMBus electrical characteristics

3. Added foot note about DIF input running in order for the SMBus

interface to work

4. Added foot note to Byte 1 about functionality of OE bits and OE pins

5. Updated clock periods to reflect +/-100ppm input clock tolerance

(CK410B+/CK420BQ/CK505).

6. Changed SRC_Stop references to DIF_Stop references for

consistency..

Various

10/7/2008

Corrected Common Dimensions.

19-20

2/4/2010

1. Corrected Polarity of Power Down pin when OE_INV = 1. Power

Down is always active low (or PD#). This is a difference from the

9DB803D.

Various

8/31/2010

1. Corrected Termination drawings/tables

2. Removed "Polarity Inversion Pin List" table.

Various

5/9/2011

1. Update pin 2 pin-name and pin description from VDD to VDDR. This

highlights that optimal peformance is obtained by treating VDDR as in

analog pin. This is a document update only, there is no silicon change.

Various

9/18/2012

Updated Byte 2, bits 0~7 per char review. Outputs can be programmed

with Byte 2 to be Stoppable or Free-Run with DIF_Stop pin, not the OE

pins.

ICS9DB823B bảng dữ liệu(PDF) 21 Page - Renesas Technology Corp

ICS9DB823B bảng dữ liệu(HTML) 21 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23

bảng dữ liệu tải về

Link URL