DSP56321RM datasheet(23/84 Pages) NXP

23 / 84 page

AC Electrical Characteristics

DSP56321 Technical Data, Rev. 11

Freescale Semiconductor

2-3

2.4 AC Electrical Characteristics

The timing waveforms shown in the AC electrical characteristics section are tested with a VIL maximum of 0.3 V

and a VIH minimum of 2.4 V for all pins except EXTAL, which is tested using the input levels shown in Notes 7

and 9 of the previous table. AC timing specifications, which are referenced to a device input signal, are measured in

production with respect to the 50 percent point of the respective input signal’s transition. DSP56321 output levels

are measured with the production test machine VOL and VOH reference levels set at 0.4 V and 2.4 V, respectively.

Note:

Although the minimum value for the frequency of EXTAL is 0 MHz, the device AC test conditions are 16

MHz and rated speed with the DPLL enabled.

2.4.1

Internal Clocks

Internal supply current:

•

In Normal mode3

— at 200 MHz

— at 220 MHz

— at 240 MHz

— at 275 MHz

•

In Wait mode

•

In Stop mode5

ICCI

ICCW

ICCS

—

190

200

210

235

—

Input capacitance

CIN

—

Notes:

Power-up sequence: During power-up, and throughout the DSP56321 operation, VCCQH voltage must always be higher or

equal to VCCQL voltage.

Refers to MODA/IRQA, MODB/IRQB, MODC/IRQC, and MODD/IRQD pins.

Section 4.3 provides a formula to compute the estimated current requirements in Normal mode. To obtain these results, all

inputs must be terminated (that is, not allowed to float). Measurements are based on synthetic intensive DSP benchmarks (see

Appendix A). The power consumption numbers in this specification are 90 percent of the measured results of this benchmark.

This reflects typical DSP applications.

To obtain these results, all inputs must be terminated (that is, not allowed to float).

To obtain these results, all inputs not disconnected at Stop mode must be terminated (that is, not allowed to float), and the

DPLL and on-chip crystal oscillator must be disabled.

Periodically sampled and not 100 percent tested.

VCCQH = 3.3 V ± 0.3 V, VCQLC = 1.6 V ± 0.1 V; TJ = –40°C to +100 °C, CL = 50 pF

This characteristic does not apply to XTAL.

Driving EXTAL to the low VIHX or the high VILX value may cause additional power consumption (DC current). To minimize

power consumption, the minimum VIHX should be no lower than

0.9

× VCCQH and the maximum VILX should be no higher than 0.1 × VCCQH.

Table 2-4.

Internal Clocks

Characteristics

Symbol

Expression

Min

Typ

Max

Internal operating frequency

•

With DPLL disabled

•

With DPLL enabled

—

Ef/2

(Ef

× MF)/(PDF × DF)

—

Internal clock cycle time

•

With DPLL disabled

•

With DPLL enabled

—

× ET

ETC × PDF × DF/MF

—

Internal clock high period

•

With DPLL disabled

•

With DPLL enabled

—

0.49

× TC

ETC

—

0.51

× TC

Table 2-3.

DC Electrical Characteristics7

Characteristics

Symbol

Min

Typ

Max

Unit

DSP56321RM bảng dữ liệu(PDF) 23 Page - NXP Semiconductors

DSP56321RM bảng dữ liệu(HTML) 23 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

bảng dữ liệu tải về

Link URL