MPC603EECSLASHD datasheet(6/32 Pages) NXP

6 / 32 page

PID6-603e Hardware Specifications, Rev 2

Table 5 provides the power consumption for the 603e.

Capacitance, Vin = 0 V, f = 1 MHz (excludes TS, ABB, DBB,

and ARTRY)

Cin

—

10.0

Capacitance, Vin = 0 V, f = 1 MHz (for TS, ABB, DBB, and

ARTRY)

Cin

—

15.0

Notes:

1. Excludes test signals (LSSD_MODE, L1_TSTCLK, L2_TSTCLK) and JTAG signals.

2. Capacitance is periodically sampled rather than 100% tested.

Table 5. Power Consumption

At recommended operating conditions. See Table 2.

CPU Clock:

SYSCLK

Processor (CPU) Frequency

Unit

Notes

100 MHz

133.33 MHz

Full-On Mode (DPM Enabled)

Typical

Max.

3.2

4.2

1, 3

4.0

5.3

1, 2

Doze Mode

Typical

1.0

1.3

1, 2

Nap Mode

Typical

1, 2

Sleep Mode

Typical

1, 2

Sleep Mode—PLL Disabled

Typical

1, 2

Sleep Mode—PLL and SYSCLK Disabled

Typical

1, 2

Notes:

1. These values apply for all valid bus ratios (PLL_CFG[0–3] settings). The

values do not include I/O supply power (OVdd) or PLL supply power

(AVdd). OVdd power is system dependent, but is typically <10% of Vdd

power. Worst-case power consumption for AVdd = 15 mw.

2. Maximum power is measured at Vdd = 3.465 V using a worst-case

instruction mix.

3. Typical power is an average value measured at Vdd = AVdd = OVdd = 3.3

V in a system executing typical applications and benchmark sequences

Table 4. DC Electrical Specifications (Continued)

At recommended operating conditions. See Table 2.

Characteristic

Symbol

Min

Max

Unit

Notes

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

IVE

D B

Y F

INC

MPC603EEC/D bảng dữ liệu(PDF) 6 Page - NXP Semiconductors

MPC603EEC/D bảng dữ liệu(HTML) 6 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

bảng dữ liệu tải về

Link URL