công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

HC705MC4GRS/D bảng dữ liệu(PDF) 141 Page - NXP Semiconductors

tên linh kiện HC705MC4GRS/D
Giải thích chi tiết về linh kiện  General Release Specification
PDF  180 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  NXP [NXP Semiconductors]
Trang chủ  http://www.nxp.com
Logo NXP - NXP Semiconductors

HC705MC4GRS/D bảng dữ liệu(HTML) 141 Page - NXP Semiconductors

Back Button HC705MC4GRS/D Datasheet HTML 137Page - NXP Semiconductors HC705MC4GRS/D Datasheet HTML 138Page - NXP Semiconductors HC705MC4GRS/D Datasheet HTML 139Page - NXP Semiconductors HC705MC4GRS/D Datasheet HTML 140Page - NXP Semiconductors HC705MC4GRS/D Datasheet HTML 141Page - NXP Semiconductors HC705MC4GRS/D Datasheet HTML 142Page - NXP Semiconductors HC705MC4GRS/D Datasheet HTML 143Page - NXP Semiconductors HC705MC4GRS/D Datasheet HTML 144Page - NXP Semiconductors HC705MC4GRS/D Datasheet HTML 145Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 141 / 180 page
background image
Core Timer
Ctimer Control and Status Register
General Release Specification
Core Timer
12.3 Ctimer Control and Status Register
The CTCSR contains the timer interrupt flag, the timer interrupt enable
bits, and the real-time interrupt rate select bits. Figure 12-2 shows the
value of each bit in the CTCSR when coming out of reset.
CTOF — Core Timer Overflow Flag
CTOF is a clearable, read-only status bit and is set when the 8-bit
ripple counter rolls over from $FF to $00. A CPU interrupt request will
be generated if CTOIE is set. Clearing the CTOF is done by writing a
0 to it. Writing a 1 to CTOF has no effect on the bit’s value. Reset
clears CTOF.
RTIF — Real-Time Interrupt Flag
The real-time interrupt circuit consists of a four stage divider and a
1-of-4 selector. The clock frequency that drives the RTI circuit is E/213
(or E/8192) with four additional divider stages giving a maximum
interrupt period of four seconds at a crystal frequency of 32.768 kHz.
RTIF is a clearable, read-only status bit and is set when the output of
the chosen (1-of-4 selection) stage goes active. A CPU interrupt
request will be generated if RTIE is set. Clearing the RTIF is done by
writing a 0 to it. Writing a 1 to RTIF has no effect on this bit. Reset
clears RTIF.
CTOIE — Core Timer Overflow Interrupt Enable
When this bit is set, a CPU interrupt request is generated when the
CTOF bit is set. Reset clears this bit.
Address:
$0008
Bit 7
654321
Bit 0
Read:
CTOF
RTIF
CTOIE
RTIE
00
RT1
RT0
Write:
Reset:
00000011
= Unimplemented
Figure 12-2. Core Timer Control and Status Register (CTCSR)
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com