AD9980PCB datasheet(15/44 Pages) AD

15 / 44 page

AD9980

Rev. 0 | Page 15 of 44

SYNC

PROCESSOR

AND

VSYNC FILTER

PLL CLOCK

GENERATOR

COAST

HSYNC

HSYNC/VSYNC

COUNTER

REG 26H, 27H

HSYNC FILTER

AND

REGENERATOR

CHANNEL

SELECT

HSYNC

SELECT

FILTERED

HSYNC

REGENERATED

HSYNC

SET POLARITY

ACTIVITY

DETECT

AD9980

HSYNC0

HSYNC1

SOGOUT

VSYNCOUT

DATACK

ODD/EVEN

FIELD

COAST

POLARITY

DETECT

MUX

ACTIVITY

DETECT

POLARITY

DETECT

ACTIVITY

DETECT

VSYNC0

VSYNC1

POLARITY

DETECT

MUX

ACTIVITY

DETECT

POLARITY

DETECT

SOGIN0

SOGIN1

ACTIVITY

DETECT

MUX

ACTIVITY

DETECT

SYNC

SLICER

SYNC

SLICER

Figure 8. Sync Processing Block Diagram

Sync Processing

The inputs of the sync processing section of the AD9980 are

combinations of digital Hsyncs and Vsyncs, analog sync-on-

green, or sync-on-Y signals, and an optional external Coast

signal. From these signals it generates a precise, jitter-free (9%

or less at 95 MHz) clock from its PLL; an odd-/even-field signal;

Hsync and Vsync out signals; a count of Hsyncs per Vsync; and

a programmable SOG output. The main sync processing blocks

are the sync slicer, sync separator, Hsync filter, Hsync regen-

erator, Vsync filter, and Coast generator.

The sync slicer extracts the sync signal from the green graphics

or luminance video signal that is connected to the SOGIN input

and outputs a digital composite sync. The sync separator’s task

is to extract Vsync from the composite sync signal, which can

come from either the sync slicer or the Hsync input. The Hsync

filter is used to eliminate any extraneous pulses from the Hsync

or SOGIN inputs, outputting a clean, low-jitter signal that is

appropriate for mode detection and clock generation. The

Hsync regenerator is used to recreate a clean, although not low

jitter, Hsync signal that can be used for mode detection and

counting Hsyncs per Vsync. The Vsync filter is used to elimi-

nate spurious Vsyncs, maintain a stable timing relationship

between the Vsync and Hsync output signals, and generate the

odd/even field output. The Coast generator creates a robust

Coast signal that allows the PLL to maintain its frequency in

the absence of Hsync pulses.

Sync Slicer

The purpose of the sync slicer is to extract the sync signal from

the green graphics or luminance video signal that is connected

to the SOGIN input. The sync signal is extracted in a two step

process. First, the SOG input is clamped to its negative peak,

(typically 0.3 V below the black level). Next, the signal goes to a

comparator with a variable trigger level (set by Register 0x1D,

Bits [7:3]), but nominally 0.128 V above the clamped level. The

sync slicer output is a digital composite sync signal containing

both Hsync and Vsync information (see Figure 9).

AD9980PCB bảng dữ liệu(PDF) 15 Page - Analog Devices

AD9980PCB bảng dữ liệu(HTML) 15 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

bảng dữ liệu tải về

Link URL