MPC96877

FREESCALE SEMICONDUCTOR ADVANCED CLOCK DRIVERS DEVICE DATA

555

TEST CIRCUIT AND SWITCHING WAVEFORMS (Continued)

Figure 6. Static Phase Offset

Figure 7. Output Skew

Figure 5. Cycle-to-Cycle Period Jitter

Yx, FBOUT

Yx, FBOUT

tjit(cc) = t cycle n - t cycle n+1

t cycle n+1

t cycle n

CK

CK

(N is a large number of samples)

t(ø) n

t(ø) n

∑

t(ø) =

t(ø) n+1

n=N

N

1

FBIN

FBIN

Yx

Yx

t sk(0)

Yx, FBOUT

Yx, FBOUT

MPC96877

1.8 V PLL 1:10 Differential SDRAM Clock Driver

NETCOM

IDT™ 1.8 V PLL 1:10 Differential SDRAM Clock Driver

Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc

MPC96877

9