 |
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
|
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
MPC9352 bảng dữ liệu(PDF) 9 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
MPC9352 bảng dữ liệu(HTML) 9 Page - Renesas Technology Corp |
|
|
9 / 17 page  MPC9352 REVISION 8 MARCH 14, 2016 9 ©2016 Integrated Device Technology, Inc. MPC9353 Data Sheet 3.3V/2.5V 1:11 LVCMOS ZERO DELAY CLOCK GENERATOR MPC9352 configuration to multiply the reference frequency by 3, 3 2 and 1. PLL feedback of QA4 = 33.3 MHz. Figure 4. MPC9352 Zero Delay Buffer Configuration Figure 5. MPC9352 Default Configuration Figure 6. MPC9352 Zero Delay Buffer Configuration 2 MPC9352 fref = 100 MHz 100 MHz 100 MHz 100 MHz (Feedback) QA0 QA1 QA2 QA3 QA4 QB0 QB1 QB2 QB3 QC0 QC1 CCLK FB_IN FSELA FSELB FSELD F_RANGE 200 MHz MPC9352 default configuration (feedback of QB0 = 100 MHz). All control pins are left open. MPC9352 fref = 62.5 MHz 62.5 MHz 62.5 MHz 62.5 MHz (Feedback) QA0 QA1 QA2 QA3 QA4 QB0 QB1 QB2 QB3 QC0 QC1 CCLK FB_IN FSELA FSELB FSELC F_RANGE 62.5 MHz MPC9352 zero-delay (feedback of QB0 = 62.5 MHz). All control pins are left open except FSELC = 1. All outputs are locked in frequency and phase to the input clock. MPC9352 fref = 33.3 MHz 33.3 MHz 50 MHz 33.3 MHz (Feedback) QA0 QA1 QA2 QA3 QA4 QB0 QB1 QB2 QB3 QC0 QC1 CCLK FB_IN FSELA FSELB FSELC F_RANGE 100 MHz MPC9352 fref = 33.3 MHz 33.3 MHz 33.3 MHz 33.3 MHz (Feedback) QA0 QA1 QA2 QA3 QQ4 QB0 QB1 QB2 QB3 QC0 QC1 CCLK FB_IN FSELA FSELB FSELC F_RANGE 33.3 MHz MPC9352 zero-delay (feedback of QB0 = 33.3 MHz). Equivalent to Table 2 except F_RANGE = 1 enabling a lower input and output clock frequency. Frequency Range Min Max Input 50 MHz 100 MHz QA outputs 50 MHz 10 MHz QB outputs 50 MHz 100 MHz QC outputs 100 MHz 200 MHz Frequency Range Min Max Input 50 MHz 100 MHz QA outputs 50 MHz 10 MHz QB outputs 50 MHz 100 MHz QC outputs 50 MHz 100 MHz Frequency Range Min Max Input 25 MHz 50 MHz QA outputs 50 MHz 10 MHz QB outputs 50 MHz 100 MHz QC outputs 100 MHz 200 MHz Frequency Range Min Max Input 25 MHz 50 MHz QA outputs 25 MHz 50 MHz QB outputs 25 MHz 50 MHz QC outputs 25 MHz 50 MHz VCC VCC VCC VCC VCC VCC Figure 3. MPC9352 Default Configuration Example Configurations for the MPC9352 |
|
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Vietnamese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
