13

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.

Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without

notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and

reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result

from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

Timing Diagrams

FIGURE 8. CLOCK AC PARAMETERS

FIGURE 9. DATA SETUP AND HOLD

FIGURE 10. ADDRESS/CHIP SELECT SETUP AND HOLD

FIGURE 11. WR AC PARAMETERS

FIGURE 12. INPUT SET AND HOLD

FIGURE 13. OUTPUT PROPAGATION DELAY

FIGURE 14. OUTPUT ENABLE, DISABLE TIMING

FIGURE 15. OUTPUT RISE AND FALL TIMING

tCP

tCH

tCL

CLK

tDS

tDH

WR

D0-6

tAS

tAH

WR

A0,

CS

tWP

tWRH

tWRL

WR

tIS

tIH

CLK

STARTIN

DLYBLK

CLK

OUTO - 23

tPDO

tPDS

STARTOUT

BLOCKDONE

DONE

ADDVAL

BUSY

tEN

tOD

OEL,

OEH

OUT0 - 23

1.7V

1.3V

2.0V

VIH

VIL

0.8V

tORF

tORF

HSP45240