M95M02-DFMN5GSLASHK datasheet(24/45 Pages) STMICROELECTRONICS

tên linh kiện	M95M02-DFMN5G/K

Giải thích chi tiết về linh kiện	2-Mbit serial SPI bus EEPROM

PDF	45 Pages

Scroll/Zoom	100%

nhà sản xuất	STMICROELECTRONICS [STMicroelectronics]

Trang chủ	http://www.st.com

Logo

24 / 45 page

6.9

Read lock status (available only in M95M02-D device)

The read lock status instruction (see Table 4. Instruction set) is used to check whether the identification page is

locked or not in Read-only mode. The read lock status sequence is defined with the chip select (S) first driven

low. The bits of the instruction byte and address bytes are then shifted in on serial data input (D). Address bit A10

must be 1, all other address bits are "Don't Care". The lock bit is the LSB (least significant bit) of the byte read on

serial data output (Q). It is at “1” when the lock is active and at “0” when the lock is not active. If chip select (S)

continues to be driven low, the same data byte is shifted out. The read cycle is terminated by driving chip select

(S) high.

The instruction sequence is shown in Figure 18.

Figure 18. Read lock status sequence

MS30910V1

3 4 5 6 7 8 9 10

28 29 30 31 32 33 34 35

3 2 1 0

36 37 38

7 6 5 4 3

High impedance

Data Out 1

Instruction

24-bit address

MSB

Data Out 2

23 22 21

M95M02-DR M95M02-DF

Read lock status (available only in M95M02-D device)

DS7024 - Rev 13

page 24/45

M95M02-DFMN5G/K bảng dữ liệu(PDF) 24 Page - STMicroelectronics