AD7940 datasheet(5/24 Pages) AD

5 / 24 page

Preliminary Technical Data

AD7693

Rev. PrB | Page 5 of 24

TIMING SPECIFICATIONS

VDD = 4.5 V to 5.5 V, VIO = 2.3 V to VDD, VREF = VDD, all specifications TMIN to TMAX, unless otherwise noted.

Table 4. 1

Parameter

Symbol

Min

Typ

Max

Unit

Conversion Time: CNV Rising Edge to Data Available

tCONV

0.5

1.6

μs

Acquisition Time

tACQ

400

Time Between Conversions

tCYC

2.0

μs

CNV Pulse Width (CS Mode)

tCNVH

SCK Period (CS Mode)

tSCK

SCK Period (Chain Mode)

tSCK

VIO Above 4.5 V

VIO Above 3 V

VIO Above 2.7 V

VIO Above 2.3 V

SCK Low Time

tSCKL

SCK High Time

tSCKH

SCK Falling Edge to Data Remains Valid

tHSDO

SCK Falling Edge to Data Valid Delay

tDSDO

VIO Above 4.5 V

VIO Above 3 V

VIO Above 2.7 V

VIO Above 2.3 V

CNV or SDI Low to SDO D15 MSB Valid (CS Mode)

tEN

VIO Above 4.5 V

VIO Above 2.7 V

VIO Above 2.3 V

CNV or SDI High or Last SCK Falling Edge to SDO High Impedance (CS Mode)

tDIS

SDI Valid Setup Time from CNV Rising Edge (CS Mode)

tSSDICNV

SDI Valid Hold Time from CNV Rising Edge (CS Mode)

tHSDICNV

SCK Valid Setup Time from CNV Rising Edge (Chain Mode)

tSSCKCNV

SCK Valid Hold Time from CNV Rising Edge (Chain Mode)

tHSCKCNV

SDI Valid Setup Time from SCK Falling Edge (Chain Mode)

tSSDISCK

SDI Valid Hold Time from SCK Falling Edge (Chain Mode)

tHSDISCK

SDI High to SDO High (Chain Mode with BUSY Indicator)

tDSDOSDI

VIO Above 4.5 V

VIO Above 2.3 V

1 See Figure 3 and Figure 4 for load conditions.

AD7940 bảng dữ liệu(PDF) 5 Page - Analog Devices

AD7940 bảng dữ liệu(HTML) 5 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

bảng dữ liệu tải về

Link URL