công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

DSP56652UM/AD bảng dữ liệu(PDF) 21 Page - NXP Semiconductors

tên linh kiện DSP56652UM/AD
Giải thích chi tiết về linh kiện  INTEGRATED CELLULAR BASEBAND PROCESSOR DEVELOPMENT IC
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  NXP [NXP Semiconductors]
Trang chủ  http://www.nxp.com
Logo NXP - NXP Semiconductors

DSP56652UM/AD bảng dữ liệu(HTML) 21 Page - NXP Semiconductors

Back Button DSP56652UM/AD Datasheet HTML 17Page - NXP Semiconductors DSP56652UM/AD Datasheet HTML 18Page - NXP Semiconductors DSP56652UM/AD Datasheet HTML 19Page - NXP Semiconductors DSP56652UM/AD Datasheet HTML 20Page - NXP Semiconductors DSP56652UM/AD Datasheet HTML 21Page - NXP Semiconductors DSP56652UM/AD Datasheet HTML 22Page - NXP Semiconductors DSP56652UM/AD Datasheet HTML 23Page - NXP Semiconductors DSP56652UM/AD Datasheet HTML 24Page - NXP Semiconductors DSP56652UM/AD Datasheet HTML 25Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 76 page
background image
Pin and Signal Descriptions
DSP56651 Signal Description
Preliminary
MOTOROLA
DSP56651 Technical Data Sheet
1-15
Data Bus
Bus Control
Table 1-8
Data Bus Signals
Signal
Names
Signal
Type
State
during
Reset
Signal Description
D0–D15
Input/
Output
Input
Data bus
—These signals provide the bidirectional data bus for
external memory accesses. D0–D15 are held in the previous logic
state when there is no external bus activity and during hardware
reset. This is done with weak “keepers” inside the I/O buffers.
Table 1-9
Bus Control Signals
Signal
Name
Signal
Type
State
during
Reset
Signal Description
R/W
Output
Driven
high
Read/write—
This signal indicates the bus access type. A high signal
indicates a bus read. A low signal indicates a write to the bus. When
accessing memory it can also be used as write enable (WE) signal. When
accessing a peripheral chip, the signal acts as a read/write.
EB0
Output
Driven
high
Enable byte 0
—When driven low, this signal indicates access to data
byte 0 (D8–D15) during a read or write cycle. This pin may also act as a
write byte enable, if so programmed. This output is used when accessing
16-bit wide SRAM.
EB1
Output
Driven
high
Enable byte 1
—When driven low, this signal indicates access to data
byte 1 (D0–D7) during a read or write cycle. This pin may also act as a
write byte enable, if so programmed. This output is used when accessing
16-bit wide SRAM.
OE
Output
Driven
high
Bus select—
When driven low, this signal indicates that the current bus
access is a read cycle and enables slave devices to drive the data bus with
a read.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com