DA6021 datasheet(69/225 Pages) RENESAS

69 / 225 page

DA6021

HIGHLY INTEGRATED POWER MANAGEMENT IC FOR

INTEL® ATOM™ Z3000 PROCESSOR

Company Confidential

Data Sheet

Version 3.A - Final

31-Jan-14

69 of 224

www.dialog-semiconductor.com

Voltage Rail Control Mechanism

11.4

Proper power-up/down sequencing is mandatory preventing damages. Optimizing the platform power

consumption, unneccessary components as well as its related power rails shall be switched off. There are

several methods controlling the power rails.



VCC & VNN are controlled via the SVID interface



State transitions, SOC provides SLP_S0iX_B, SLP_S3_B and SLP_S4_B signals to DA6021 controlling

the related power rails



Sequencer controlling



Dedicated register control

SVID Interface

11.5

SOC communicates with the DA6021

via the SVID interface. SVID‘s commands composed of 9 bits – 4 MSBs

determine the address and 5 LSBs are the command bits. DA6021 supports 2 SVID voltage regulators

– VCC &

VNN. The address for each of the voltage regulator is indicated in the table below:

Address

Target

Description

0x00

VCC

All commands will be routed to the VCC SVID registers and DA6021 will

respond with the VCC status information

0x01

VNN

All commands will be routed to the VNN SVID registers and DA6021 will

respond with the VNN status information

Table 30: VCC & VNN Addresses

SVID DC Electrical Parameters

11.5.1

The following table outlines the SVID DC electrical parameters. Note that low voltage operation is essential to

avoid level converters to/from the processor. DA6021 SVID buffer should take V1P0S_FB as a reference voltage

for improved signal integrity at the receiver.

Symbol

Parameter

Min

Typ

Max

Units

Notes

Val

V1P0S

SVID IO voltage

0.95

1.00

1.05

VIL

Input low voltage

0.45*

V1P0S

VIH

Input high voltage

0.65*

V1P0S

VHYS

Hysteresis voltage

0.05

E,D

VOH

Output high voltage

V1P0S

RON

Buffer on resistance

(data line & alert# line)

Ω

Leakage current

-100

100

CPAD

Pad capacitance

4.0

VPIN

Pin capacitance

5.0

Table 31: SVID DC Electrical Characteristics

DA6021 bảng dữ liệu(PDF) 69 Page - Renesas Technology Corp

DA6021 bảng dữ liệu(HTML) 69 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL