BLUENRG-332VT datasheet(13/67 Pages) STMICROELECTRONICS

13 / 67 page

•

The I/Os pull-up and pull-down can be controlled during DEEPSTOP mode, depending on the software

configuration

•

The low speed clock can be running or stopped, depending on the software configuration:

–

ON or OFF

–

Sourced by LSE or by LSI

•

The RTC, IWDG and LPUART stay active, if enabled and the low speed clock is ON

•

The radio wake-up block, including its timer, stay active (if enabled and the low speed clock is ON)

•

Up to 20 GPIOs retaining their configuration:

–

I/Os retain the RUN mode configuration while in DEEPSTOP mode

•

Up to 20 I/Os are able to be in output driving:

–

A static low or high level

•

Some I/Os are able to be in output driving:

–

The low speed clock (on PA10)

–

The RTC output (on PA8)

Possible wake-up sources are:

•

The radio block is able to generate two events to wake up the system through its embedded wake-up timer

running on low speed clock:

–

Radio wake-up time is reached

–

CPU host wake-up time is reached

•

The RTC can generate a wake-up event

•

The IWDG can generate a reset event

•

The LPUART is able to generate a wake-up event

•

All GPIOs are able to wake up the system

At wake-up, all the hardware resources located in the digital power domain that are OFF during the DEEPSTOP

mode, are reset. The CPU reboots. The wake-up reason is visible in the register of the power controller.

BlueNRG-LPS

Operating modes

DS13819 - Rev 4

page 13/67

BLUENRG-332VT bảng dữ liệu(PDF) 13 Page - STMicroelectronics

BLUENRG-332VT bảng dữ liệu(HTML) 13 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

bảng dữ liệu tải về

Link URL