AT25DF641A datasheet(49/57 Pages) RENESAS

49 / 57 page

AT25DF641A [DATASHEET]

8793G–DFLASH–02/2022

14.4 AC Characteristics - Maximum Clock Frequencies

14.5 AC Characteristics – All Other Parameter

Notes: 1. Not 100% tested (value guaranteed by design and characterization).

2. 15pF load at frequencies above 70MHz, 30pF otherwise.

3. Only applicable as a constraint for the Write Status Register Byte 1 command when SPRL = 1.

Symbol

Parameter

Min

Max

Units

RapidS and SPI Operation

fMAX

Maximum Clock Frequency for All Operations – RapidS Operation Only

(excluding 03h, 0Bh, 3Bh, and 9F opcodes)

100

MHz

fCLK

Maximum Clock Frequency for All Operations (excluding 03h opcode)

MHz

fRDLF

Maximum Clock Frequency for 03h Opcode (Read Array – Low Frequency)

MHz

fRDDO

Maximum Clock Frequency for 3Bh Opcode (Dual-Output Read)

MHz

Symbol

Parameter

Min

Max

Units

tCLKH

Clock High Time

4.3

tCLKL

Clock Low Time

4.3

tCLKR(1)

Clock Rise Time, Peak-to-peak (Slew Rate)

0.1

V/ns

tCLKF(1)

Clock Fall Time, Peak-to-peak (Slew Rate)

0.1

V/ns

tCSH

Chip Select High Time

tCSLS

Chip Select Low Setup Time (Relative to Clock)

tCSLH

Chip Select Low Hold Time (Relative to Clock)

tCSHS

Chip Select High Setup Time (Relative to Clock)

tCSHH

Chip Select High Hold Time (Relative to Clock)

tDS

Data In Setup Time

tDH

Data In Hold Time

tDIS(1)

Output Disable Time

(2)

Output Valid Time

tOH

Output Hold Time

tHLS

HOLD Low Setup Time (Relative to Clock)

tHLH

HOLD Low Hold Time (Relative to Clock)

tHHS

HOLD High Setup Time (Relative to Clock)

tHHH

HOLD High Hold Time (Relative to Clock)

tHLQZ

(1)

HOLD Low to Output High-Z

tHHQX

(1)

HOLD High to Output Low-Z

tWPS(1)(3)

Write Protect Setup Time

tWPH

(1)(3)

Write Protect Hold Time

100

tSECP

(1)

Sector Protect Time (From Chip Select High)

tSECUP(1)

Sector Unprotect Time (From Chip Select High)

tLOCK

(1)

Sector Lockdown and Freeze Sector Lockdown State Time (From Chip Select High)

200

µs

tEDPD

(1)

Chip Select High to Deep Power-Down

µs

tRDPD(1)

Chip Select High to Standby Mode

µs

tRST

Reset Time

µs

AT25DF641A bảng dữ liệu(PDF) 49 Page - Renesas Technology Corp

AT25DF641A bảng dữ liệu(HTML) 49 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57

bảng dữ liệu tải về

Link URL