7LVC827APWDH datasheet(2/12 Pages) PHILIPS

2 / 12 page

Philips Semiconductors

Product specification

74LVC827A

10-bit buffer/line driver with 5-volt tolerant

inputs/outputs (3-State)

1998 Sep 04

853–2117 19969

FEATURES

• 5-volt tolerant inputs/outputs, for interfacing with 5-volt logic

• Supply voltage range of 2.7V to 3.6V

• Complies with JEDEC standard no. 8-1A

• CMOS low power consumption

• Direct interface with TTL levels

• High impedance when V

CC = 0V

DESCRIPTION

The 74LVC827A is a high performance, low-power, low-voltage

Si-gate CMOS device and superior to most advanced CMOS

compatible TTL families.

Inputs can be driven from either 3.3V or 5.0V devices. In 3-state

operation, outputs can handle 5V. This feature allows the use of

these devices as translators in a mixed 3.3V/5V environment.

The 74LVC827A is a10-bit buffer/line driver with 3-State outputs The

3-State outputs are controlled by the output enable inputs OE1 and

OE2.

A HIGH on OEn causes the outputs to assume a high impedance

OFF-state.

QUICK REFERENCE DATA

GND = 0 V; Tamb = 25°C; tr = tf ≤ 2.5 ns

SYMBOL

PARAMETER

CONDITIONS

TYPICAL

UNIT

tPHL/tPLH

Propagation delay

An to Yn

CL = 50 pF;

VCC = 3.3 V

Input capacitance

5.0

CPD

Power dissipation capacitance per buffer

Notes 1 and 2

NOTES:

1. CPD is used to determine the dynamic power dissipation (PD in µW)

PD = CPD × VCC2 × fi ) (CL × VCC2 × fo) where:

fi = input frequency in MHz; CL = output load capacity in pF;

fo = output frequency in MHz; VCC = supply voltage in V;

(CL × VCC2 × fo) = sum of the outputs.

2. The condition is VI = GND to VCC

ORDERING INFORMATION

PACKAGES

TEMPERATURE RANGE

OUTSIDE NORTH AMERICA

NORTH AMERICA

PKG. DWG. #

24-Pin Plastic SO

–40

°C to +85°C

74LVC827A D

SOT137-1

24-Pin Plastic SSOP Type II

–40

°C to +85°C

74LVC827A DB

SOT340-1

24-Pin Plastic TSSOP Type I

–40

°C to +85°C

74LVC827A PW

7LVC827APW DH

SOT355-1

PIN DESCRIPTION

PIN NUMBER

SYMBOL

NAME AND FUNCTION

1, 13

OE1, OE2

Output enable input

(active LOW)

2, 3, 4, 5, 6,

7, 8, 9, 10, 11

A0 to A9

Data inputs

GND

Ground (0 V)

23, 22, 21, 20,

19, 18, 17, 16,

15, 14

Y0 to Y9

Bus outputs

VCC

Positive supply voltage

FUNCTION TABLE

INPUTS

OUTPUTS

OE1

OE2

H = HIGH voltage level

= LOW voltage level

X = Don’t care

Z = high impedance OFF-state

7LVC827APWDH bảng dữ liệu(PDF) 2 Page - NXP Semiconductors

7LVC827APWDH bảng dữ liệu(HTML) 2 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12

bảng dữ liệu tải về

Link URL