công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

VC16374ADL bảng dữ liệu(PDF) 7 Page - NXP Semiconductors

tên linh kiện VC16374ADL
Giải thích chi tiết về linh kiện  16-bit edge triggered D-type flip-flop with 5 Volt tolerant inputs/outputs 3-State
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  PHILIPS [NXP Semiconductors]
Trang chủ  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

VC16374ADL bảng dữ liệu(HTML) 7 Page - NXP Semiconductors

Back Button VC16374ADL Datasheet HTML 2Page - NXP Semiconductors VC16374ADL Datasheet HTML 3Page - NXP Semiconductors VC16374ADL Datasheet HTML 4Page - NXP Semiconductors VC16374ADL Datasheet HTML 5Page - NXP Semiconductors VC16374ADL Datasheet HTML 6Page - NXP Semiconductors VC16374ADL Datasheet HTML 7Page - NXP Semiconductors VC16374ADL Datasheet HTML 8Page - NXP Semiconductors VC16374ADL Datasheet HTML 9Page - NXP Semiconductors VC16374ADL Datasheet HTML 10Page - NXP Semiconductors  
Zoom Inzoom in Zoom Outzoom out
 7 / 10 page
background image
Philips Semiconductors
Product specification
74LVC16374A/
74LVCH16374A
16-bit edge triggered D-type flip-flop with 5 Volt
tolerant inputs/outputs (3-State)
1998 Mar 17
7
AC WAVEFORMS
VM = 1.5V at VCC w 2.7V; VM = 0.5 VCC at VCC t 2.7V.
VOL and VOH are the typical output voltage drop that occur with the
output load.
VX = VOL + 0.3V at VCC w 2.7V; VX = VOL + 0.1 VCC at VCC t 2.7V
VY = VOH –0.3V at VCC w 2.7V; VY = VOH – 0.1 VCC at VCC t 2.7V
VM
VM
1/fMAX
tw
tPHL
tPLH
CP INPUT
Qn OUTPUT
SW00078
GND
VOH
VOL
VI
Waveform 1. Clock (CP) to output (Qn) propagation delays, the
clock pulse width and the maximum clock pulse frequency
tPLZ
tPZL
VI
OE INPUT
GND
VCC
OUTPUT
LOW-to-OFF
OFF-to-LOW
VOL
VOH
OUTPUT
HIGH-to-OFF
OFF-to-HIGH
GND
outputs
enabled
outputs
enabled
outputs
disabled
tPHZ
VM
VM
VM
tPZH
VX
VY
SW00072
VM
Waveform 2. 3-State enable and disable times
VM
SW00079
VI
GND
VM
Dn
INPUT
VI
GND
VM
VOH
Qn
OUTPUT
VOL
CP
INPUT
tsu
th
tsu
th
NOTE: The shaded areas indicate when the input is permitted to change
for predictable output performance.
Waveform 3. Data set-up and hold times for the Dn input to the
CP input
TEST CIRCUIT
PULSE
GENERATOR
RT
VIN
D.U.T.
VOUT
CL
VCC
RL=500 Ω
SWITCH POSITION
TEST
SWITCH
tPLH/tPHL
Open
tPLZ/tPZL
2
<VCC
tPHZ/tPZH
GND
Test Circuit for 3-State Outputs
Open
GND
S1
2
<VCC
DEFINITIONS
VCC
t 2.7V
2.7 – 3.6V
VIN
VCC
2.7V
RL = Load resistor
CL = Load capacitance includes jig and probe capacitance
RT = Termination resistance should be equal to ZOUT
of pulse generators.
SW00047
RL=500 Ω
Waveform 4. Load circuitry for switching times



Html Pages

1 2 3 4 5 6 7 8 9 10


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com