công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

DAC102S085 bảng dữ liệu(PDF) 3 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor. Click here to check the latest version.
tên linh kiện DAC102S085
Giải thích chi tiết về linh kiện  10-Bit Micro Power DUAL Digital-to-Analog Converter with Rail-to-Rail Output
PDF  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  NSC [National Semiconductor (TI)]
Trang chủ  http://www.national.com
Logo NSC - National Semiconductor (TI)

DAC102S085 bảng dữ liệu(HTML) 3 Page - National Semiconductor (TI)

  DAC102S085 Datasheet HTML 1Page - National Semiconductor (TI) DAC102S085 Datasheet HTML 2Page - National Semiconductor (TI) DAC102S085 Datasheet HTML 3Page - National Semiconductor (TI) DAC102S085 Datasheet HTML 4Page - National Semiconductor (TI) DAC102S085 Datasheet HTML 5Page - National Semiconductor (TI) DAC102S085 Datasheet HTML 6Page - National Semiconductor (TI) DAC102S085 Datasheet HTML 7Page - National Semiconductor (TI) DAC102S085 Datasheet HTML 8Page - National Semiconductor (TI) DAC102S085 Datasheet HTML 9Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 18 page
background image
Pin Descriptions
MSOP
Pin No.
Symbol
Type
Description
1V
A
Supply
Power supply input. Must be decoupled to GND.
2V
OUTA
Analog Output
Channel A Analog Output Voltage.
3V
OUTB
Analog Output
Channel B Analog Output Voltage.
4
NC
Not Connected
5
NC
Not Connected
6
GND
Ground
Ground reference for all on-chip circuitry.
7V
REFIN
Analog Input
Unbuffered reference voltage shared by all channels.
Must be decoupled to GND.
8D
IN
Digital Input
Serial Data Input. Data is clocked into the 16-bit shift
register on the falling edges of SCLK after the fall of
SYNC.
9
SYNC
Digital Input
Frame synchronization input for the data input. When this
pin goes low, it enables the input shift register and data is
transferred on the falling edges of SCLK. The DAC is
updated on the 16th clock cycle unless SYNC is brought
high before the 16th clock, in which case the rising edge
of SYNC acts as an interrupt and the write sequence is
ignored by the DAC.
10
SCLK
Digital Input
Serial Clock Input. Data is clocked into the input shift
register on the falling edges of this pin.
www.national.com
3



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com