STM32F103CBT7XXX datasheet(74/116 Pages) STMICROELECTRONICS

74 / 116 page

Electrical characteristics

STM32F103x8, STM32F103xB

74/116

DS5319 Rev 18

5.3.18

12-bit ADC characteristics

Unless otherwise specified, the parameters given in Table 46 are derived from tests

performed under the ambient temperature, fPCLK2 frequency and VDDA supply voltage

conditions summarized in Table 9.

Note:

It is recommended to perform a calibration after each power-up.

Table 46. ADC characteristics

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

VDDA

Power supply

2.4

3.6

VREF+

Positive reference voltage

2.4

VDDA

IVREF

Current on the VREF input pin

160(1)

220(1)

µA

fADC

ADC clock frequency

0.6

MHz

fS(2)

Sampling rate

0.05

fTRIG(2)

External trigger frequency

fADC = 14 MHz

823

kHz

1 / fADC

VAIN(3)

Conversion voltage range

0 (VSSA or VREF-

tied to ground)

-VREF+

RAIN(2)

External input impedance

See Equation 1 and

Table 47 for details

kΩ

RADC(2) Sampling switch resistance

CADC(2)

Internal sample and hold

capacitor

tCAL(2)

Calibration time

fADC = 14 MHz

5.9

µs

-83

1 / fADC

tlat(2)

Injection trigger conversion

latency

fADC = 14 MHz

0.214

µs

3(4)

1 / fADC

tlatr(2)

Regular trigger conversion

latency

fADC = 14 MHz

0.143

µs

2(4)

1 / fADC

tS(2)

Sampling time

fADC = 14 MHz

0.107

17.1

µs

1.5

239.5

1 / fADC

tSTAB(2)

Power-up time

µs

tCONV(2)

Total conversion time

(including sampling time)

fADC = 14 MHz

µs

14 to 252 (tS for sampling +12.5 for

successive approximation)

1 / fADC

1. Evaluated by characterization, not tested in production, unless otherwise specified.

2. Specified by design, not tested in production.

3. In devices delivered in VFQFPN and LQFP packages, VREF+ is internally connected to VDDA and VREF- is internally

connected to VSSA. Devices that come in the TFBGA64 package have a VREF+ pin but no VREF- pin (VREF- is internally

connected to VSSA), see Table 5 and Figure 7.

4. For external triggers, a delay of 1/fPCLK2 must be added to the latency specified in Table 46.

STM32F103CBT7XXX bảng dữ liệu(PDF) 74 Page - STMicroelectronics

STM32F103CBT7XXX bảng dữ liệu(HTML) 74 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL