| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
M24M01-DF bảng dữ liệu(PDF) 28 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
M24M01-DF bảng dữ liệu(HTML) 28 Page - STMicroelectronics |
|
28 / 47 page ![]() DC and AC parameters M24M01-R M24M01-DF 28/47 DocID12943 Rev 14 Table 14. 400 kHz AC characteristics Symbol Alt. Parameter Min. Max. Unit fC fSCL Clock frequency - 400 kHz tCHCL tHIGH Clock pulse width high 600 - ns tCLCH tLOW Clock pulse width low 1300 - ns tQL1QL2(1) 1. Characterized only, not tested in production. tF SDA (out) fall time 20(2) 2. With CL = 10 pF. 300 ns tXH1XH2 tR Input signal rise time (3) 3. There is no min. or max. values for the input signal rise and fall times. It is however recommended by the I²C specification that the input signal rise and fall times be more than 20 ns and less than 300 ns when fC < 400 kHz. (3) ns tXL1XL2 tF Input signal fall time (3) (3) ns tDXCH tSU:DAT Data in set up time 100 - ns tCLDX tHD:DAT Data in hold time 0 - ns tCLQX(4) 4. To avoid spurious Start and Stop conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA. tDH Data out hold time 100 - ns tCLQV(5) 5. tCLQV is the time (from the falling edge of SCL) required by the SDA bus line to reach either 0.3VCC or 0.7VCC, assuming that Rbus × Cbus time constant is within the values specified in Figure 12. tAA Clock low to next data valid (access time) - 900 ns tCHDL tSU:STA Start condition setup time 600 - ns tDLCL tHD:STA Start condition hold time 600 - ns tCHDH tSU:STO Stop condition set up time 600 - ns tDHDL tBUF Time between Stop condition and next Start condition 1300 - ns tWLDL(6)(1) 6. WC=0 set up time condition to enable the execution of a WRITE command. tSU:WC WC set up time (before the Start condition) 0 - µs tDHWH(7)(1) 7. WC=0 hold time condition to enable the execution of a WRITE command. tHD:WC WC hold time (after the Stop condition) 1 - µs tW tWR Internal Write cycle duration - 5 ms tNS(1) - Pulse width ignored (input filter on SCL and SDA) - single glitch -50(8) 8. The previous products were specified with a tNS(max) longer than 50 ns, it should be noted that tNS(max)=50ns is the value defined by the I²C-bus specification. ns |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |