SN74AUC07RGYRG4 datasheet(4/8 Pages) TI

4 / 8 page

www.ti.com

PARAMETER MEASUREMENT INFORMATION

From Output

Under Test

(see Note A)

LOAD CIRCUIT

VLOAD

Open

GND

VOLTAGE WAVEFORMS

PROPAGATION DELAY TIMES

INVERTING AND NONINVERTING OUTPUTS

tPLH

tPHL

tPLH

VOH

VOL

0 V

Input

Output

Waveform 1

S1 at VLOAD

(see Note B)

Output

Waveform 2

S1 at VLOAD

(see Note B)

VOL

tPZL

tPZH

tPLZ

tPHZ

VLOAD/2

0 V

VOL + V∆

VLOAD/2 − V∆

≈0 V

VOLTAGE WAVEFORMS

ENABLE AND DISABLE TIMES

LOW- AND HIGH-LEVEL ENABLING

Output

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR

≤ 10 MHz, ZO = 50 Ω.

D. The outputs are measured one at a time, with one transition per measurement.

E. Since this device has open-drain outputs, tPLZ and tPZL are the same as tpd.

F. tPZL is measured at VM.

G. tPLZ is measured at VOL + V∆.

H. All parameters and waveforms are not applicable to all devices.

Output

Control

0.8 V

1.2 V

± 0.1 V

1.5 V

± 0.1 V

1.8 V

± 0.15 V

2.5 V

± 0.2 V

1.8 V

± 0.15 V

2.5 V

± 0.2 V

2 k

Ω

2 k

Ω

2 k

Ω

2 k

Ω

2 k

Ω

1 k

Ω

500

Ω

VCC

× VCC

VLOAD

15 pF

30 pF

0.1 V

0.15 V

V∆

VCC

VCC/2

tr/tf

≤ 2 ns

INPUT

tPZL (see Notes E and F)

tPLZ (see Notes E and G)

tPHZ/tPZH

VLOAD

TEST

VLOAD/2

SN74AUC07

HEX BUFFER/DRIVER

WITH OPEN-DRAIN OUTPUT

SCES472 – AUGUST 2003 – REVISED NOVEMBER 2005

(Open Drain)

Figure 1. Load Circuit and Voltage Waveforms

SN74AUC07RGYRG4 bảng dữ liệu(PDF) 4 Page - Texas Instruments

SN74AUC07RGYRG4 bảng dữ liệu(HTML) 4 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8

bảng dữ liệu tải về

Link URL