KSZ9567RTXI-TR datasheet(11/232 Pages) MICROCHIP

11 / 232 page

 2017-2019 Microchip Technology Inc.

DS00002329D-page 11

KSZ9567R

3.2

Pin Descriptions

This sections details the functions of the various device signals.

TABLE 3-2:

PIN DESCRIPTIONS

NAME

SYMBOL

BUFFER

TYPE

DESCRIPTION

Ports 5-1 Gigabit Ethernet Pins

Port 5-1

Ethernet TX/RX

Pair A +

TXRX[5:1]P_A

AIO

Port 5-1 1000BASE-T Differential Data Pair A (+)

Note:

100BASE-TX and 10BASE-Te are also sup-

ported on the A and B pairs.

Port 5-1

Ethernet TX/RX

Pair A -

TXRX[5:1]M_A

AIO

Port 5-1 1000BASE-T Differential Data Pair A (-)

Note:

100BASE-TX and 10BASE-Te are also sup-

ported on the A and B pairs.

Port 5-1

Ethernet TX/RX

Pair B +

TXRX[5:1]P_B

AIO

Port 5-1 1000BASE-T Differential Data Pair B (+)

Note:

100BASE-TX and 10BASE-Te are also sup-

ported on the A and B pairs.

Port 5-1

Ethernet TX/RX

Pair B -

TXRX[5:1]M_B

AIO

Port 5-1 1000BASE-T Differential Data Pair B (-)

Note:

100BASE-TX and 10BASE-Te are also sup-

ported on the A and B pairs.

Port 5-1

Ethernet TX/RX

Pair C +

TXRX[5:1]P_C

AIO

Port 5-1 1000BASE-T Differential Data Pair C (+)

Port 5-1

Ethernet TX/RX

Pair C -

TXRX[5:1]M_C

AIO

Port 5-1 1000BASE-T Differential Data Pair C (-)

Port 5-1

Ethernet TX/RX

Pair D +

TXRX[5:1]P_D

AIO

Port 5-1 1000BASE-T Differential Data Pair D (+)

Port 5-1

Ethernet TX/RX

Pair D -

TXRX[5:1]M_D

AIO

Port 5-1 1000BASE-T Differential Data Pair D (-)

Ports 7-6 RGMII/MII/RMII Pins

Port 7-6

Transmit/

Reference

Clock

TX_CLK[7:6]/

REFCLKI[7:6]

I/O8

MII Mode: TX_CLK[7:6] is the Port 7-6 25/2.5MHz Trans-

mit Clock. In PHY mode this pin is an output, in MAC mode

it is an input.

RMII Mode: REFCLKI[7:6] is the Port 7-6 50MHz Refer-

ence Clock input when in RMII Normal mode. This pin is

unused when in RMII Clock mode.

RGMII Mode: TX_CLK[7:6] is the Port 7-6 125/25/2.5MHz

Transmit Clock input.

Port 7-6

Transmit

Enable/Control

TX_EN[7:6]/

TX_CTL[7:6]

IPD

MII/RMII Modes: TX_EN[7:6] is the Port 7-6 Transmit

Enable.

RGMII Mode: TX_CTL[7:6] is the Port 7-6 Transmit Con-

trol.

Port 7-6

Transmit Error

TX_ER[7:6]

IPD

MII Mode: Port 7-6 Transmit Error input.

RMII/RGMII Modes: Not used. Do not connect this pin in

these modes of operation.

KSZ9567RTXI-TR bảng dữ liệu(PDF) 11 Page - Microchip Technology

KSZ9567RTXI-TR bảng dữ liệu(HTML) 11 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL