74F166 datasheet(7/12 Pages) PHILIPS

7 / 12 page

Philips Semiconductors

Product specification

74F166

8-bit bidirectional universal shift register

Feb. 14, 1991

AC SETUP REQUIREMENTS

LIMITS

Tamb = +25°C

Tamb = 0°C to

+70

°C

Tamb = –40°C to +85°C

SYMBOL

PARAMETER

TEST

VCC = +5.0V

VCC = +5.0V ± 10%

UNIT

CONDITION

CL = 50pF,

RL = 500Ω

CL = 50pF,

RL = 500Ω

CL = 50pF,

RL = 500Ω

MIN

TYP

MAX

MIN

MAX

MIN

MAX

tsu (H)

tsu(L)

Setup time, high or low

Dn, Ds to CP, CE

Waveform 3

3.0

2.5

4.0

3.0

4.0

3.0

th (H)

th (L)

Hold time, high or low

Dn, Ds to CP

Waveform 3

0.0

1.0

0.0

1.0

0.0

th (H)

th (L)

Hold time, high or low

Dn, Ds to CE

Waveform 3

1.5

0.0

2.0

0.0

2.0

0.0

tsu(L)

Setup time, low

CE to CP

Waveform 3

5.0

6.0

th (H)

Hold time, high

CE to CP

Waveform 3

0.0

tsu (H)

tsu(L)

Setup time, high or low

PE to CP, CE

Waveform 3

3.0

4.0

6.0

th (H)

th (L)

Hold time, high or low

PE to CP

Waveform 3

0.0

tw (H)

tw (L)

CP pulse width,

high or low

Waveform 1

3.0

4.5

3.5

5.0

3.5

6.0

tw (L)

MR pulse width, low

Waveform 2

4.0

trec

Recovery time, MR to CP

Waveform 2

4.0

4.5

AC WAVEFORMS

tW(H)

1/fMAX

tW(L)

tPHL

tPLH

SF00287

Waveform 1. Propagation delay for clock input to output,

clock pulse width, and maximum clock frequency

tPHL

trec

tw(L)

SF00288

Waveform 2. Master reset pulse width, master reset to output

delay and master reset to clock recovery time

74F166 bảng dữ liệu(PDF) 7 Page - NXP Semiconductors

74F166 bảng dữ liệu(HTML) 7 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12

bảng dữ liệu tải về

Link URL