| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
MPC9773AE bảng dữ liệu(PDF) 7 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC9773AE bảng dữ liệu(HTML) 7 Page - Freescale Semiconductor, Inc |
|
7 / 19 page ![]() Advanced Clock Drivers Device Data Freescale Semiconductor 7 MPC9773 BW PLL Closed Loop Bandwidth(12) ÷ 4 feedback ÷ 6 feedback ÷ 8 feedback ÷ 10 feedback ÷ 12 feedback ÷ 16 feedback ÷ 20 feedback ÷ 24 feedback ÷ 32 feedback ÷ 40 feedback 1.20 – 3.50 0.70 – 2.50 0.50 – 1.80 0.45 – 1.20 0.30 – 1.00 0.25 – 0.70 0.20 – 0.55 0.17 – 0.40 0.12 – 0.30 0.11 – 0.28 MHz MHz MHz MHz MHz MHz MHz MHz MHz MHz tLOCK Maximum PLL Lock Time 10 ms 1. AC characteristics apply for parallel output termination of 50 Ω to VTT. 2. The input reference frequency must match the VCO lock range divided by the feedback divider ratio: fREF = fVCO ÷ (M ⋅ VCO_SEL). 3. VCMR (AC) is the crosspoint of the differential input signal. Normal AC operation is obtained when the crosspoint is within the VCMR range and the input swing lies within the VPP (AC) specification. Violation of VCMR or VPP impacts static phase offset t(∅). 4. Calculation of reference duty cycle limits: DCREF,MIN = tPW,MIN ⋅ fREF ⋅ 100% and DCREF,MAX = 100% – DCREF,MIN. 5. The MPC9773 will operate with input rise/fall times up to 3.0 ns, but the AC characteristics, specifically t(∅), tPW,MIN, DC and fMAX can only be guaranteed if tR, tF are within the specified range. 6. CCLKx or PCLK to FB_IN. Static phase offset depends on the reference frequency. t(∅) [s] = t(∅) [°] ÷ (fREF ⋅ 360°). 7. Excluding QSYNC output. Refer to APPLICATIONS INFORMATION for part-to-part skew calculation. 8. Output duty cycle is DC = (0.5 ± 200 ps ⋅ fOUT) ⋅ 100%. E.g., the DC range at fOUT = 100 MHz is 48% < DC < 52%. T = output period. 9. Cycle jitter is valid for all outputs in the same divider configuration. 10. Period jitter is valid for all outputs in the same divider configuration. 11. I/O jitter is valid for a VCO frequency of 400 MHz. Refer to APPLICATIONS INFORMATION for I/O jitter vs. VCO frequency. 12. –3 dB point of PLL transfer characteristics. Table 10. AC Characteristics (VCC = 3.3 V ± 5%, TA = -40°C to 85°C)(1), (2) Symbol Characteristics Min Typ Max Unit Condition |
|
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |