XRT75R06 datasheet(21/63 Pages) EXAR

21 / 63 page

áç

XRT75R06

SIX CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR

REV. 1.0.0

3.0

THE RECEIVER SECTION

The receiver is designed so that the LIU can recover clock and data from an attenuated line signal caused by

cable loss or flat loss according to industry specifications.

Once data is recovered, it is processed and

presented at the receiver outputs according to the format chosen to interface with a Framer/Mapper or ASIC.

This section describes the detailed operation of various blocks within the receive path. A simplified block

diagram of the receive path is shown in Figure 6.

FIGURE 6. RECEIVE PATH BLOCK DIAGRAM

3.1

Receive Line Interface

Physical Layer devices are AC coupled to a line interface through a 1:1 transformer. The transformer provides

isolation and a level shift by blocking the DC offset of the incoming data stream. The typical medium for the

line interface is a 75

Ω coxial cable. Whether using E3, DS-3 or STS-1, the LIU requires the same bill of

materials, see Figure 7.

FIGURE 7. RECEIVE LINE INTERFACECONNECTION

Channel n

HDB3/

B3ZS

Decoder

MUX

AGC/

Equalizer

Peak Detector

LOS

Detector

Slicer

Jitter

Attenuator

Clock & Data

Recovery

RxClk_n

RxPOS_n

RxNEG/LCV_n

RLOS_n

RTIP_n

RRing_n

DS-3/E3/STS-1

1:1

Receiver

Ω

RLOS_n

RTIP_n

RRing_n

37.5

Ω

0.01

µF

37.5

Ω

XRT75R06 bảng dữ liệu(PDF) 21 Page - Exar Corporation

XRT75R06 bảng dữ liệu(HTML) 21 Page - Exar Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

bảng dữ liệu tải về

Link URL