công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

SST26WF040B bảng dữ liệu(PDF) 31 Page - Microchip Technology

tên linh kiện SST26WF040B
Giải thích chi tiết về linh kiện  1.8V 4 Mbit and 8 Mbit Serial Quad I/O (SQI) Flash Memory
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  MICROCHIP [Microchip Technology]
Trang chủ  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

SST26WF040B bảng dữ liệu(HTML) 31 Page - Microchip Technology

Back Button SST26WF040B Datasheet HTML 27Page - Microchip Technology SST26WF040B Datasheet HTML 28Page - Microchip Technology SST26WF040B Datasheet HTML 29Page - Microchip Technology SST26WF040B Datasheet HTML 30Page - Microchip Technology SST26WF040B Datasheet HTML 31Page - Microchip Technology SST26WF040B Datasheet HTML 32Page - Microchip Technology SST26WF040B Datasheet HTML 33Page - Microchip Technology SST26WF040B Datasheet HTML 34Page - Microchip Technology SST26WF040B Datasheet HTML 35Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 96 page
background image
 2014-2017 Microchip Technology Inc.
DS20005283C-page 31
SST26WF040B/040BA SST26WF080B/080BA
5.29
Read-Status Register (RDSR) and
Read-Configuration Register
(RDCR)
The Read-Status Register (RDSR) and Read Configu-
ration Register (RDCR) commands output the contents
of the Status and Configuration registers. These com-
mands function in both SPI and SQI modes. The Status
register may be read at any time, even during a Write
operation. When a Write is in progress, poll the BUSY
bit before sending any new commands to assure that
the new commands are properly received by the
device.
To Read the Status or Configuration registers, the host
drives CE# low, then sends the Read-Status-Register
command cycle (05H) or the Read Configuration Reg-
ister command (35H). A dummy cycle is required in
SQI mode. Immediately after the command cycle, the
device outputs data on the falling edge of the SCK sig-
nal. The data output stream continues until terminated
by a low-to-high transition on CE#. See Figures 5-28
and 5-29 for the RDSR instruction sequence.
FIGURE 5-28:
READ-STATUS-REGISTER AND READ CONFIGURATION REGISTER
SEQUENCE (SQI)
FIGURE 5-29:
READ-STATUS-REGISTER AND READ CONFIGURATION REGISTER
SEQUENCE (SPI)
20005283 F11.0
MODE 3
0
SCK
SIO(3:0)
CE#
C1 C0
MODE 0
2
XX
MSN LSN
4
H0 L0
6
H0 L0
8
H0 L0
Dummy
Status Byte Status Byte
Status Byte
Note: MSN = Most Signifi-
cant Nibble; LSN = Least Significant Nibble, C[1:0]=05H or 35H
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
20005283 F62.1
MODE 3
SCK
SI
SO
CE#
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
05 or 35H
MODE 0
HIGH IMPEDANCE
Status or Configuration
Register Out
MSB
MSB



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com