IP1201 datasheet(25/29 Pages) IRF

25 / 29 page

www.irf.com

iP1201

For stable and noise free operation of the whole

power system, it is recommended that the de-

signer uses the following guidelines:

1. Follow the layout scheme presented in Fig. 33.

Make sure that the output inductors L1 and L2 are

placed as close to iP1201 as possible to prevent

noise propagation that can be caused by switch-

ing of power at the switching node Vsw, to sensi-

tive circuits.

2. Provide a mid-layer solid ground plane with con-

nections to the top layer through vias. The PGND

pads of iP1201 also need to be connected to the

same ground plane through vias.

3. To increase power supply noise immunity, place

input and output capacitors close to one another,

as shown in the layout diagram. This will provide

short high current paths that are essential at the

ground terminals.

4. Although there is a certain degree of V

IN bypass-

ing inside the iP1201, the external input decoupling

capacitors should be as close to the device as pos-

sible.

5. The Feedback tracks from the outputs V

OUT1 and

OUT2 to FB1 and FB2 respectively, should be routed

as far away from noise generating traces as pos-

sible.

6. The compensation components and the Vref by-

pass capacitor should be placed as close as pos-

sible to their corresponding iP1201 pins.

7. For single output configuration, the parasitic paths

leading to the common output connector from each

parallel branch should be symmetrically routed to

ensure equal current sharing.

8. Refer to IR application note AN-1029 to deter-

mine what size vias and copper weight and thick-

ness to use when designing the PCB.

Layout Guidelines

Fig. 33: iP1201 suggested layout

IP1201 bảng dữ liệu(PDF) 25 Page - International Rectifier

IP1201 bảng dữ liệu(HTML) 25 Page - International Rectifier

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29

bảng dữ liệu tải về

Link URL