| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
STNRGPF02 bảng dữ liệu(PDF) 32 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STNRGPF02 bảng dữ liệu(HTML) 32 Page - STMicroelectronics |
|
32 / 43 page ![]() Table 14. Analog comparator characteristics Symbol Parameter Conditions Min.(1) Typ. Max.(1) Unit VCPP01 Comparator CP0,1 positive input voltage range -40 ºC ≤ TA ≤ 105 ºC 0 - 1.23(2) V VCPP23 Comparator CP2,3 positive input voltage range -40 ºC ≤ TA ≤ 105 ºC 0 - 2(3) V VCPM23 Comparator CP2,3 negative external input voltage range -40 ºC ≤ TA ≤ 105 ºC 0 - 2(3) V CIN Input capacitance - 3 - pF Voffset Comparator offset error - - 15 mV tCOMP Comparison delay time - - 50(4) ns 1. Data based on characterization results, not tested in production. 2. Maximum analog input voltage for comparators CP0 and CP1. 3. Maximum analog input voltage for comparators CP2 and CP3. 4. The overdrive voltage is ± 50 mV. 5.5 EMC characteristics 5.5.1 Electrostatic discharge (ESD) Electrostatic discharges (3 positive then 3 negative pulses separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device [3 parts * (n + 1) supply pin]. Table 15. ESD absolute maximum ratings (Data based on characterization results, not tested in production). Symbol Ratings Conditions Maximum value Unit VESD(HBM) Electrostatic discharge voltage (human body model) TA = 25 °C, conforming to JEDEC/JESD22-A114E 2000 V VESD(CDM) Electrostatic discharge voltage (charge device model) TA = 25 °C, conforming to ANSI/ESD STM 5.3.1 ESDA 500 VESD(MM) Electrostatic discharge voltage (machine model) TA = 25 °C, conforming to JEDEC/JESD-A115-A 200 5.5.2 Static latch-up Two complementary static tests are required on 10 parts to assess the latch-up performance. A supply overvoltage (applied to each power supply pin) and a current injection (applied to each input, output and configurable I/O pin) are performed on each sample. This test conforms to the EIA/JESD78 IC latch-up standard. Table 16. Electrical sensitivity Symbol Parameter Conditions Level LU Static latch-up class TA = 105 °C A STNRGPF02, STNRGPF12 EMC characteristics DS12895 - Rev 2 page 32/43 |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |