công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

STM32W108CB bảng dữ liệu(PDF) 132 Page - STMicroelectronics

tên linh kiện STM32W108CB
Giải thích chi tiết về linh kiện  High-performance, IEEE 802.15.4 wireless system-on-chip with up to 256 Kbytes of embedded Flash memory
PDF  278 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  STMICROELECTRONICS [STMicroelectronics]
Trang chủ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32W108CB bảng dữ liệu(HTML) 132 Page - STMicroelectronics

Back Button STM32W108CB Datasheet HTML 128Page - STMicroelectronics STM32W108CB Datasheet HTML 129Page - STMicroelectronics STM32W108CB Datasheet HTML 130Page - STMicroelectronics STM32W108CB Datasheet HTML 131Page - STMicroelectronics STM32W108CB Datasheet HTML 132Page - STMicroelectronics STM32W108CB Datasheet HTML 133Page - STMicroelectronics STM32W108CB Datasheet HTML 134Page - STMicroelectronics STM32W108CB Datasheet HTML 135Page - STMicroelectronics STM32W108CB Datasheet HTML 136Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 132 / 278 page
background image
Serial interfaces
STM32W108HB STM32W108CC STM32W108CB STM32W108CZ
132/278
Doc ID 16252 Rev 14
9.9.2
Serial controller SPI control register (SCx_SPICR)
Address offset: 0xC858 (SC1_SPICR) and 0xC058 (SC2_SPICR)
Reset value:
0x0000 0000
Reserved, must be kept at reset value
RXMODE: Receiver-driven mode selection bit (SPI master mode only)
MSTR: Master selection
RPTEN: Repeat enable
LSBFIRST: Frame format
CPHA: Clock phase
CPOL: Clock polarity
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
Reserved
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Reserved
RX
MODE
MSTR
RP
TEN
LSB
FIRST
CPHA
CPOL
rw
rw
rw
rw
rw
rw
Bits [31:6]
Bit 5
0: Initiate transactions when transmit data is available.
1: Initiate transactions when the receive buffer (FIFO or DMA) has space. Force immediate
transmission of busy token or resend last byte (depending on RPTEN) and receive data into
FIFO until the FIFO is full.
Bit 4
0: Slave configuration
1: Master configuration
Bit 3
This bit controls behavior on a transmit buffer underrun condition in slave mode. Clear this bit
to send the BUSY token (0xFF) and set this bit to repeat the last byte. Changes to this bit take
effect when the transmit FIFO is empty and the transmit serializer is idle.
Bit 2
0: Most significant bit transmitted first
1: Least significant bit transmitted first
Bit 1
0: The first clock transition is the first data capture edge
1: The second clock transition is the first data capture edge
Bit 0
0: CK to 0 when idle
1: CK to 1 when idle



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com