MPC8540 datasheet(220/1302 Pages) FREESCALE

220 / 1302 page

MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1

5-6

Freescale Semiconductor

Core Complex Overview

— Signal processing engine APU (SPE APU). Note that the SPE is not a separate unit; SPE

computational and logical instructions are executed in the simple and multiple-cycle

units used by all other computational and logical instructions, and 64-bit loads and

stores are executed in the common LSU. Figure 5-1 shows how execution logic for

SU1, the MU, and the LSU is replicated to support operations on the upper halves of the

GPRs.

The e500 register set is modified as follows:

– GPRs are widened to 64 bits to support 64-bit load, store, and merge operations. Note

that the upper 32 bits are affected only by 64-bit instructions.

– A 64-bit accumulator (ACC) has been added.

– The signal processing and embedded floating-point status and control register

(SPEFSCR) provides interrupt control and status for SPE and embedded

floating-point instructions.

These registers are shown in Figure 5-6. SPE instructions are grouped as follows:

– Single-cycle integer add and subtract with the same latencies for SPE APU

operations as for the 32-bit equivalent

– Single-cycle logical operations

– Single-cycle shift and rotate

– Four-cycle integer pipelined multiplies

– 4-, 11-, 19-, and 35-cycle integer divides

– If rA or rB is zero, a floating-point divide takes 4 cycles. All other cases take 29

cycles.

– 4-cycle SIMD pipelined multiply-accumulate (MAC)

– 64-bit accumulator for no-stall MAC operations

– 64-bit loads and stores

– 64-bit merge instructions

•

Cache structure—Separate 32-Kbyte, 32-byte line, 8-way set-associative level 1 instruction

and data caches

— 1.5-cycle cache array access, 3-cycle load-to-use latency

— Pseudo-LRU (PLRU) replacement algorithm

— Copy-back data cache that can function as a write-through cache on a page-by-page

basis

— Supports all Book E memory coherency modes

— Supports EIS-defined cache-locking instructions, as listed in Table 5-3

•

Dual-issue superscalar control

— Two-instructions-per-clock peak issue rate

MPC8540 bảng dữ liệu(PDF) 220 Page - Freescale Semiconductor, Inc

MPC8540 bảng dữ liệu(HTML) 220 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL