công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

MPC8540 bảng dữ liệu(PDF) 213 Page - Freescale Semiconductor, Inc

tên linh kiện MPC8540
Giải thích chi tiết về linh kiện  MPC8540 PowerQUICC III??Integrated Host Processor Reference Manual
PDF  1302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  FREESCALE [Freescale Semiconductor, Inc]
Trang chủ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540 bảng dữ liệu(HTML) 213 Page - Freescale Semiconductor, Inc

Back Button MPC8540 Datasheet HTML 209Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 210Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 211Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 212Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 213Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 214Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 215Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 216Page - Freescale Semiconductor, Inc MPC8540 Datasheet HTML 217Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 213 / 1302 page
background image
MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1
Freescale Semiconductor
II-1
Part II
e500 Core Complex and L2 Cache
This part describes the many features of the MPC8540 core processor at an overview level and the
interaction between the core complex and the L2 cache. The following chapters are included:
•
Chapter 5, “Core Complex Overview,” provides an overview of the e500 core processor
and the L1 caches and MMU that, together with the core, comprise the core complex.
•
Chapter 6, “Core Register Summary,” provides a listing of the e500 registers in reference
form.
•
Chapter 7, “L2 Look-Aside Cache/SRAM,” describes the L2 cache of the MPC8540. Note
that the L2 cache can also be addressed directly as memory-mapped SRAM.
The e500 processor core is a low-power implementation of the family of reduced instruction set
computing (RISC) embedded processors that implement the PowerPC architecture. This part
provides additional information about the Book E architecture as it relates specifically to the e500
core complex and specific details on how its registers are accessed.
The e500 core complex interacts with the L2 cache through the core complex bus (CCB).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com