CS43198 datasheet(49/137 Pages) CIRRUS

49 / 137 page

DS1156F1

CS43198

4.10 DSD and PCM Mixing

The DSD input structure and analog outputs are designed to handle a nominal 0 dB-SACD (50% modulation index) at

full-rated performance. When 0 dB-SACD and 0 dBFS PCM need to be level matched, DSD_ZERODB must be set. In this

mode, signals of +3-dB SACD may be applied for brief periods of time; however, performance at these levels is not

guaranteed. If sustained levels approaching +3-dB SACD levels are required, DSD_ZERODB must be cleared, which

matches a +3-dB SACD output level. DSD_ZERODB does not affect volume in Direct DSD mode.

Figure 4-26. DSD Phase Modulation Mode Diagram

4.10 DSD and PCM Mixing

For mobile application, the CS43198 provides a feature for mixing in PCM notification during DSD playback, with the setup

in Table 4-10.

It is assumed that the DSD path has been properly configured for DSD playback. Note that the mixing feature is not

applicable for Direct DSD playback.

During normal DSD playback, the ASP can be shut down. At the PCM notification event, the ASP must be properly

configured to receive PCM samples at 44.1 kHz. After the ASP subclocks are running, set MIX_PCM_PREP to indicate to

the CS43198 that the PCM mixing event is imminent. After 1.6 ms, MIX_PCM_DSD can be safely set to initiate the mixing

process. After the PCM notification mixing is complete, clear both MIX_PCM_DSD and MIX_PCM_PREP at the same

time. If desired, the ASP can be shut down to save power.

Table 4-10. Mixing Configurations Supported by the CS43198

PCM Input Configuration

DSD Input Configuration

I2S or TDM on

ASP

44.1 kHz

Master

DSD on DSD IF

2.8224, 5.6448, or

11.2896 MHz on

DSDCLK

Master

Slave 1

1.The ASP/XSP subclocks and DSDCLK are required to be synchronous.

Slave 1

Master

DoP on XSP

176.4 or 352.8 kHz

Master

Slave 1

DSDA,

DSDB

DSDCLK

DSD Normal Mode

(128•Fs

256•Fs)

DSDCLK =

BCKD

DSDA,

DSDB

(64•Fs

128•Fs)

DSD Phase

Modulation Mode

(64•Fs,

128•Fs, or

256•Fs)

DSDCLK =

BCKA

(DSD_PM_EN = 0)

(DSD_PM_EN = 1)

(DSD_PM_SEL = 0)

(DSD_PM_SEL = 1)

CS43198 bảng dữ liệu(PDF) 49 Page - Cirrus Logic

CS43198 bảng dữ liệu(HTML) 49 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL