NAND01G-B2C datasheet(32/67 Pages) NUMONYX

tên linh kiện	NAND01G-B2C

Giải thích chi tiết về linh kiện	1-Gbit, 2112-byte/1056-word page, 1.8 V/3 V, single level cell NAND flash memory

PDF	67 Pages

Scroll/Zoom	100%

nhà sản xuất	NUMONYX [Numonyx B.V]

Trang chủ	http://www.numonyx.com

Logo

32 / 67 page

Device operations

NAND01G-B2C

32/67

6.7.3

P/E/R controller bit (SR5)

The program/erase/read controller bit indicates whether the P/E/R controller is active or

inactive. When the P/E/R controller bit is set to ‘0’, the P/E/R controller is active (device is

busy); when the bit is set to ‘1’, the P/E/R controller is inactive (device is ready).

6.7.4

Error bit (SR0)

The error bit is used to identify if any errors have been detected by the P/E/R controller. The

error bit is set to ’1’ when a program or erase operation has failed to write the correct data to

the memory. If the error bit is set to ‘0’ the operation has completed successfully.

6.7.5

SR4, SR3, SR2, and SR1 are reserved

Table 11.

Status register bits

Bit

Name

Logic level

Definition

SR7

Write protection

'1'

Not protected

'0'

Protected

SR6

Program/ erase/ read

controller

'1'

P/E/R C inactive, device ready

'0'

P/E/R C active, device busy

Cache ready/busy

'1'

Cache register ready (cache operation only)

'0'

Cache register busy (cache operation only)

SR5

Program/ erase/ read

controller

'1'

P/E/R C inactive, device ready

'0'

P/E/R C active, device busy

SR4, SR3,

SR2, SR1

Reserved

Don’t care

SR0

Generic error

‘1’

Error – operation failed

‘0’

No error – operation successful

NAND01G-B2C bảng dữ liệu(PDF) 32 Page - Numonyx B.V

NAND01G-B2C bảng dữ liệu(HTML) 32 Page - Numonyx B.V

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

bảng dữ liệu tải về

Link URL