WM8522 datasheet(21/39 Pages) WOLFSON

21 / 39 page

Pre-Production

WM8522

PP Rev 3.1 May 2006

By default, LRCLK and DIN1/2/3 are sampled on the rising edge of BCLK and should ideally change

on the falling edge. Data sources that change LRCLK and DIN1/2/3 on the rising edge of BCLK can

be supported by setting the BCP register bit. Setting BCP to 1 inverts the polarity of BCLK to the

inverse of that shown in Figure 13, Figure 14, Figure 15, Figure 16, and Figure 17.

BIT

LABEL

DEFAULT

DESCRIPTION

0000011

Interface Control

BCP

BCLK Polarity (DSP Modes):

0: Normal BCLK polarity

1: Inverted BCLK polarity

The IWL[1:0] bits are used to control the input word length.

BIT

LABEL

DEFAULT

DESCRIPTION

0000011

Interface Control

5:4

IWL

[1:0]

Input Word Length:

00 : 16 bit data

01: 20 bit data

10: 24 bit data

11: 32 bit data

Note: 32-bit right justified mode is not supported.

In all modes, the data is signed 2's complement. The digital filters always input 24-bit data. If the

DAC is programmed to receive 16 or 20 bit data, the WM8522 pads the unused LSBs with zeros. If

the DAC is programmed into 32 bit mode, the 8 LSBs are ignored.

Note: In 24 bit I

2S mode, any width of 24 bits or less is supported provided that LRCLK is high for a

minimum of 24 BCLKs and low for a minimum of 24 BCLKs.

A number of options are available to control how data from the Digital Audio Interface is applied to

the DAC channels.

WM8522 bảng dữ liệu(PDF) 21 Page - Wolfson Microelectronics plc