PIC10F200 datasheet(11/86 Pages) MICROCHIP

11 / 86 page

Preliminary

DS41239B-page 9

PIC10F200/202/204/206

3.0

ARCHITECTURAL OVERVIEW

The high performance of the PIC10F200/202/204/206

devices can be attributed to a number of architectural

features commonly found in RISC microprocessors. To

begin with, the PIC10F200/202/204/206 devices use a

Harvard architecture in which program and data are

accessed on separate buses. This improves band-

width over traditional von Neumann architectures

where program and data are fetched on the same bus.

Separating program and data memory further allows

instructions to be sized differently than the 8-bit wide

data word. Instruction opcodes are 12 bits wide,

making it possible to have all single-word instructions.

A 12-bit wide program memory access bus fetches a

12-bit instruction in a single cycle. A two-stage pipeline

overlaps

fetch

and

execution

instructions.

Consequently, all instructions (33) execute in a single

cycle (1

μs @ 4 MHz) except for program branches.

The table below lists program memory (Flash) and data

memory

(RAM)

for

the

PIC10F200/202/204/206

devices.

TABLE 3-1:

PIC10F2XX MEMORY

The PIC10F200/202/204/206 devices can directly or

indirectly address its register files and data memory. All

Special Function Registers (SFR), including the PC,

are mapped in the data memory. The PIC10F200/202/

204/206

devices

have

highly

orthogonal

(symmetrical) instruction set that makes it possible to

carry out any operation, on any register, using any

addressing mode. This symmetrical nature and lack of

“special optimal situations” make programming with the

PIC10F200/202/204/206 devices simple, yet efficient.

In addition, the learning curve is reduced significantly.

The PIC10F200/202/204/206 devices contain an 8-bit

ALU and working register. The ALU is a general

purpose arithmetic unit. It performs arithmetic and

Boolean functions between data in the working register

and any register file.

The ALU is 8 bits wide and capable of addition, subtrac-

tion, shift and logical operations. Unless otherwise

mentioned, arithmetic operations are two’s comple-

ment in nature. In two-operand instructions, one oper-

and is typically the W (working) register. The other

operand is either a file register or an immediate

constant. In single operand instructions, the operand is

either the W register or a file register.

The W register is an 8-bit working register used for ALU

operations. It is not an addressable register.

Depending on the instruction executed, the ALU may

affect the values of the Carry (C), Digit Carry (DC) and

Zero (Z) bits in the Status register. The C and DC bits

operate as a borrow and digit borrow out bit, respec-

tively, in subtraction. See the SUBWF and ADDWF

instructions for examples.

A simplified block diagram is shown in Figure 3-1 and

Figure 3-2,

with

the

corresponding

device

pins

described in Table 3-2.

Device

Memory

Program

Data

PIC10F200

256 x 12

16 x 8

PIC10F202

512 x 12

24 x 8

PIC10F204

256 x 12

16 x 8

PIC10F206

512 x 12

24 x 8

PIC10F200 bảng dữ liệu(PDF) 11 Page - Microchip Technology

PIC10F200 bảng dữ liệu(HTML) 11 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

bảng dữ liệu tải về

Link URL