SMS48 datasheet(13/16 Pages) SUMMIT

13 / 16 page

2088 1.1 04/11/05

SMS48

SUMMIT MICROELECTRONICS, Inc.

Preliminary Information

Figure 9 - Read and Write Operations

I2C INTERFACE (CONTINUED)

READ OPERATIONS

Read operations are initiated with the R/W bit of the

identification field set to 1. There are two different Read

options: 1. Current Address Byte Read, and 2. Random

Address Byte Read.

Random Address Read

Random address Read operations allow the Master to

access any register location in a random fashion. This

operation involves a two-step process. First, the Master

issues a write command which includes the start condition

and the Slave address field (with the R/W bit set to Write),

followed by the address of the word it is to Read. This

procedure sets the internal address counter of the SMS48

to the desired address. After the word address acknowl-

edge is received by the Master it immediately reissues a

Start condition, followed by another Slave address field

with the R/W bit set to READ. The SMS48 will respond with

an Acknowledge and then transmit the 8 data bits stored at

the addressed location. At this point the Master sets the

SDA line to NACK and generates a Stop condition. The

SMS48 discontinues data transmission and reverts to its

standby power mode.

Writing Configuration Registers

Master

SDA

Slave

Master

SDA

Slave

Reading the Configuration Register

Figure 10 - Write Flow Chart

Operation

a Write?

ACK

Returned

Issue

Address

Proceed

With

Write

Await

Command

Issue Stop

Issue Slave

Address and

R/W = 0

Issue Stop

Write Cycle

In Progress

Yes

Issue Start

Yes

SMS48 bảng dữ liệu(PDF) 13 Page - Summit Microelectronics, Inc.

SMS48 bảng dữ liệu(HTML) 13 Page - Summit Microelectronics, Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

bảng dữ liệu tải về

Link URL