VV5430 datasheet(8/33 Pages) STMICROELECTRONICS

8 / 33 page

Device Details

VV5430

CD5430F-A

8/33

3.3

Pin List

Signal

Name

Typ

Description

POWER SUPPLIES

AVCC

PWR

Core analogue power and reference supplies.

AVDD

PWR

Output stage power. AVDD3 output stage logic.

AVSS

GND

Output stage ground. AVSS3 output stage logic.

VVDD

PWR

75ohm buffer supply.

VGND

GND

75ohm buffer ground.

24,31

VSS

GND

Digital padring & logic ground.

27,34

VDD

PWR

Digital padring & logic power.

DVDD

PWR

Core digital power.

DVSS

GND

Core digital ground.

AGND

GND

Core analogue ground and reference supplies.

ANALOGUE VOLTAGE REFERENCES

VBG

Internal bandgap reference voltage (1.22V nominal). Requires external 0.1uF

capacitor.

VOFF/VPED

Pedestal DAC & offset comp. DAC bias. Connect to VBG or external refer-

ence.

DEC2V2

Decouple 2.2V reference. Requires external 0.1uF capacitor.

DEC2V7

Decouple 2.7V reference. Requires external 0.1uF capacitor.

DNC

Do NOT connect - for test use only

EBCK

External black level bias. Internally generated. Decouple to VGND

EVWT

External white pixel threshold for exposure control. Decouple to VGND

VBLWT

Defines white level for clamp circuitry. Requires external 0.1uF capacitor.

VBLOOM

Anti-blooming voltage reference. Requires external 0.1uF capacitor.

VRT

Pixel reset voltage. Connect to VREF2V7 or external reference.

VCM

Offset DAC common mode input. Connect to VREF2V7.

VREF2V7

Internally generated 2.7V reference. Requires external 4.7uF capacitor.

ANALOGUE OUTPUTS

AVO

Buffered Analogue video out. Can drive a doubly terminated 75ohm load.

SYSTEM CLOCKS

CKOUT

Oscillator output. Connect Crystal for standard timing.

CKIN

Oscillator input. Connect Crystal for standard timing.

IMAGE CAPTURE TIMING SIGNALS

VV5430 bảng dữ liệu(PDF) 8 Page - STMicroelectronics

VV5430 bảng dữ liệu(HTML) 8 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33

bảng dữ liệu tải về

Link URL