ADUC7023BCBZ62I-R7 datasheet(53/98 Pages) AD

53 / 98 page

Data Sheet

ADuC7023

Rev. H | Page 53 of 98

DIGITAL PERIPHERALS

GENERAL-PURPOSE INPUT/OUTPUT

The ADuC7023 provides up to 20 general-purpose, bidirectional

I/O (GPIO) pins. All I/O pins apart from the pins shared with the

ADC are 5 V tolerant, meaning the GPIOs support an input

voltage of 5 V. The shared ADC pins only support an input up to

AVDD.

In general, many of the GPIO pins have multiple functions (see

Table 55 for the pin function definitions). By default, the GPIO

pins are configured in GPIO mode.

All GPIO pins have an internal pull-up resistor (of about 100 kΩ)

and their drive capability is 1.6 mA. Note that a maximum of

20 GPIOs can drive 1.6 mA at the same time. Using the GPxPAR

registers, it is possible to enable/disable the pull-up resistors.

The 20 GPIOs are grouped in three ports, Port 0 to Port 2 (Port x).

Each port is controlled by four or five MMRs.

The input level of any GPIO can be read at any time in the

GPxDAT MMR, even when the pin is configured in a mode

other than GPIO. The PLA input is always active.

When the ADuC7023 part enters a power-saving mode, the

GPIO pins retain their state. Also note, that by setting RSTCFG

bit 0, the GPIO pins can retain their state during a watchdog or

software reset.

Table 55. GPIO Pin Function Descriptions

Configuration

Port

P0.01

GPIO/BM

nTRST

ADCBUSY

PLAI[8]

P0.11,2

GPIO

TDO

PLAI[9]

P0.21,2

GPIO

TDI

PLAO[8]

P0.31

GPIO

TCK

PLAO[9]

P0.4

GPIO/IRQ0

SCL0

CONVSTART

PLAI[0]

P0.5

GPIO

SDA0

COMPOUT

PLAI[1]

P0.6

GPIO

MISO

SCL13

PLAI[2]

P0.7

GPIO

MOSI

SDA13

PLAO[0]

P1.0

GPIO

SCLK

PWM0

PLAO[1]

P1.1

GPIO/IRQ1

PWM1

PLAO[2]

P1.24

GPIO/IRQ2

ADC4

ECLK

PLAI[3]

P1.3

GPIO/IRQ3

ADC5

PLAI[4]

P1.4

GPIO

ADC10

PLAO[3]

P1.5

GPIO

ADC6

PWMTRIPINPUT

PLAO[4]

P1.6

GPIO

SCL15

PWM2

PLAI[5]

P1.7

GPIO

SDA15

PWM3

PLAI[6]

P2.0

GPIO

ADC12

PWM4

PLAI[7]

P2.2

GPIO

ADC7

PWMsync

PLAO[6]

P2.3

GPIO

ADC8

PLAO[7]

P2.4

GPIO

ADC9

PLAI[10]

1 These pins should not be used by user code when debugging the part via

JTAG. See Table 36 for further details on how to configure these pins for

GPIO mode. The default value of these pins depends on the level of the

P0.0/BM pin during the last reset sequence.

2 If the pins are configured for JTAG mode (see Table 36), then these pins

cannot be used as GPIO.

3 I2C1 function is only available on the 32-lead and 36-ball packages.

4 When configured in Mode 2, P1.2 is ECLK by default, or core clock output. To

configure it as a clock input, the MDCLK bits in PLLCON must be set to 11.

5 I2C1 function is only available on the 40-lead package.

GPxCON Registers

Name

Address

Default Value

Access

GP0CON

0xFFFFF400

0x00001111

R/W

GP1CON

0xFFFFF404

0x00000000

R/W

GP2CON

0xFFFFF408

0x00000000

R/W

GPxCON are the Port x control registers, which select the

function of each pin of Port x as described in Table 56.

Table 56. GPxCON MMR Bit Descriptions

Bit

Description

31 to 30

Reserved.

29 to 28

Select function of Px.7 pin.

27 to 26

Reserved.

25 to 24

Select function of Px.6 pin.

23 to 22

Reserved.

21 to 20

Select function of Px.5 pin.

19 to 18

Reserved.

17 to 16

Select function of Px.4 pin.

15 to 14

Reserved.

13 to 12

Select function of Px.3 pin.

11 to 10

Reserved.

9 to 8

Select function of Px.2 pin.

7 to 6

Reserved.

5 to 4

Select function of Px.1 pin.

3 to 2

Reserved.

1 to 0

Select function of Px.0 pin.

GP0PAR Register

Name

GP0PAR

Address

0xFFFFF42C

Default value

0x22220000

Access

Read/write

Function

GP0PAR programs the parameters for Port 0,

Port 1, and Port 2. Note that the GP0DAT

MMR must always be written after changing

the GP0PAR MMR.

GP1PAR Register

Name

GP1PAR

Address

0xFFFFF43C

Default value

0x22000022

Access

Read/write

Function

GP1PAR programs the parameters for Port 0,

Port 1, and Port 2. Note that the GP1DAT

MMR must always be written after changing

the GP1PAR MMR.

ADUC7023BCBZ62I-R7 bảng dữ liệu(PDF) 53 Page - Analog Devices

ADUC7023BCBZ62I-R7 bảng dữ liệu(HTML) 53 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98

bảng dữ liệu tải về

Link URL