PI3VDP411LSR datasheet(6/10 Pages) DIODES

6 / 10 page

www.pericom.com

PS9060A

08/23/11

PI3VDP411LSR

Dual Mode DisplayPort™ to DVI/HDMI™ Electrical Bridge (Level Shifter)

Table: Power Supplies and Temperature Range

Symbol

Parameter

Min

Typ

Max

Units

Comments

VDD

3.3V Power supply

3.0

3.3

3.6

ICC

Max Current

100

ICCQ

Standby Current

OE# = HIGH

TCASE

Case temperature range

for operation with spec. -40

Celsius (°)

Table: Differential Input Characteristics for IN_Dx signals

Symbol

Parameter

Min

Typ

Max

Units

Comments

Tbit

Unit Interval

360

Tbit is determined by the display

mode. Nominal bit rate ranges from

250Mbps to 2.5Gbps per lane. Nomi-

nal Tbit at 2.5 Gbps = 400 ps. 360ps =

400ps-10%

VRX_DIFF

Input Differential Volt-

age level

0.175

1.200

See note 1 below

TRX_EYE

Minimum Eye Width at

IN_D input pair

0.8

Tbit

The level shifter may add a maximum

of 0.02UI jitter (400 * 0.02) = 8ps

VCM-ACp-p

AC Peak Common

Mode Input Voltage

100

See note 2 below

ZRX_DC

Required IN_D+ as well as IN_D- DC

impedance (50 ±20% tolerance).

ZRX-Bias

2.0

Intended to limit power-up stress on

chipset's PCIE output buffers.

ZRX_HIGH-Z

100

k Ω

Differential inputs must be in a high

impedance state when OE# is HIGH.

1. VRX-DIFF = 2x|VRX-D- -VRX-D-| Applies to IN_Dx signals

2. VCM-AC-p-p = |VRX-D- - VRX-D-|/2 - VRX-CM-DC

VRX-CM-DC = DC(avg) of |VRX-D+ + VRX-D-|/2

VCM-AC-p-p includes all frequencies above 30 kHz.

TMDS Outputs

The level shifter's TMDS outputs are required to meet HDMI 1.3 specifications.

The HDMI 1.3 Specification is assumed to be the correct reference in instances where this document conflicts with the HDMI 1.3

specification.

11-0084

PI3VDP411LSR bảng dữ liệu(PDF) 6 Page - Diodes Incorporated

PI3VDP411LSR bảng dữ liệu(HTML) 6 Page - Diodes Incorporated

Html Pages

1 2 3 4 5 6 7 8 9 10

bảng dữ liệu tải về

Link URL